參數資料
| 型號： | AT6010H-2QC |
| 廠商： | Atmel |
| 文件頁數： | 26/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FPGA 2NS 240PQFP |
| 標準包裝： | 24 |
| 系列： | AT6000(LV) |
| 邏輯元件/單元數： | 6400 |
| 輸入/輸出數： | 204 |
| 門數： | 30000 |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 安裝類型： | 表面貼裝 |
| 工作溫度： | 0°C ~ 70°C |
| 封裝/外殼： | 240-BFQFP |
| 供應商設備封裝： | 240-PQFP（32x32） |
| 其它名稱： | AT6010H2QC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當前第26頁第27頁第28頁
AT6000(LV) Series
7
Clock Distribution
Along the top edge of the array is logic for distributing clock
signals to the D flip-flop in each logic cell (Figure 10). The
distribution network is organized by column and permits
columns of cells to be independently clocked. At the head
of each column is a user-configurable multiplexer providing
the clock signal for that column. It has four inputs:
Global clock supplied through the CLOCK pin
Express bus adjacent to the distribution logic
“A” output of the cell at the head of the column
Logical constant “1” to conserve power (no clock)
Through the global clock, the network provides low-skew
distribution of an externally supplied clock to any or all of
the columns of the array. The global clock pin is also con-
nected directly to the array via the A input of the upper left
and right corner cells (AW on the left, and AN on the right).
The express bus is useful in distributing a secondary clock
to multiple columns when the global clock line is used as a
primary clock. The A output of a cell is useful in providing a
clock signal to a single column. The constant “1” is used to
reduce power dissipation in columns using no registers.
Figure 10. Column Clock and Column Reset
Asynchronous Reset
Along the bottom edge of the array is logic for asynchro-
nou sl y r e s e tti ng the D fl ip -f l o p s in the lo gic cel ls
(Figure 10). Like the clock network, the asynchronous reset
network is organized by column and permits columns to be
independently reset. At the bottom of each column is a
user-configurable multiplexer providing the reset signal for
that column. It has four inputs:
Global asynchronous reset supplied through the
RESET pin
Express bus adjacent to the distribution logic
“A” output of the cell at the foot of the column
Logical constant “1” to conserve power
The asynchronous reset logic uses these four inputs in the
same way that the clock distribution logic does. Through
the global asynchronous reset, any or all columns can be
reset by an externally supplied signal. The global asynchro-
nous reset pin is also connected directly to the array via the
A input of the lower left and right corner cells (AS on the
left, and AE on the right). The express bus can be used to
distribute a secondary reset to multiple columns when the
global reset line is used as a primary reset, the A output of
a cell can also provide an asynchronous reset signal to a
single column, and the constant “1” is used by columns
with registers requiring no reset. All registers are reset dur-
ing power-up.
Input/Output
The Atmel architecture provides a flexible interface
between the logic array, the configuration control logic and
the I/O pins.
Two adjacent cells – an “exit” and an “entrance” cell – on
the perimeter of the logic array are associated with each
I/O pin.
There are two types of I/Os: A-type (Figure 11) and B-type
(Figure 12). For A-type I/Os, the edge-facing A output of an
exit cell is connected to an output driver, and the edge-
facing A input of the adjacent entrance cell is connected to
an input buffer. The output of the output driver and the input
of the input buffer are connected to a common pin.
B-type I/Os are the same as A-type I/Os, but use the B
inputs and outputs of their respective entrance and exit
cells. A- and B-type I/Os alternate around the array Control
of the I/O logic is provided by user-configurable memory
bits.
A
D
Q
"1"
GLOBAL
CLOCK
EXPRESS
BUS
GLOBAL
CLOCK
EXPRESS
BUS
R
O
U
T
I
N
G
B
U
R
I
E
D
E
D
I
C
A
T
E
D
CELL
D
Q
CELL
A
D
Q
EXPRESS
BUS
GLOBAL
RESET
EXPRESS
BUS
GLOBAL
RESET
CELL
D
Q
CELL
"1"
相關PDF資料 |
PDF描述 |
|---|---|
| IDT71V416S12YG8 | IC SRAM 4MBIT 12NS 44SOJ |
| AT6010A-4AI | IC FPGA 4NS 144TQFP |
| IDT71V416S10YG8 | IC SRAM 4MBIT 10NS 44SOJ |
| AT6010A-4AC | IC FPGA 4NS 144TQFP |
| IDT71V016SA10PHGI | IC SRAM 1MBIT 10NS 44TSOP |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AT6010H-2QI | 功能描述:FPGA - 現場可編程門陣列 FPGA 30K GATE 2NS IND TEMP RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| AT6010H-4QC | 功能描述:FPGA - 現場可編程門陣列 FPGA 30K GATE 4NS COM TEMP RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| AT6010H-4QI | 功能描述:FPGA - 現場可編程門陣列 FPGA 30K GATE 4NS IND TEMP RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| AT6010HLV-4QC | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Coprocessor Field Programmable Gate Arrays |
| AT6010LV-4JC | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Coprocessor Field Programmable Gate Arrays |
發(fā)布緊急采購，3分鐘左右您將得到回復。