參數(shù)資料
型號(hào)： AT25F2048N
廠商： Atmel Corp.
英文描述： High Speed CMOS Logic Hex Buffers/Line Drivers with Inverting 3-State Outputs 16-SOIC -55 to 125
中文描述： SPI串行內(nèi)存200萬(wàn)（262144 × 8）
文件頁(yè)數(shù)： 5/17頁(yè)
文件大?。?/td> 257K
代理商： AT25F2048N
5
AT25F2048
2455D–SEEPR–7/04
Serial Interface
Description
MASTER:
The device that generates the serial clock.
SLAVE:
Because the Serial Clock pin (SCK) is always an input, the AT25F2048 always
operates as a slave.
TRANSMITTER/RECEIVER:
The AT25F2048 has separate pins designated for data
transmission (SO) and reception (SI).
MSB:
The Most Significant Bit (MSB) is the first bit transmitted and received.
SERIAL OP-CODE:
After the device is selected with CS going low, the first byte will be
received. This byte contains the op-code that defines the operations to be performed.
INVALID OP-CODE:
If an invalid op-code is received, no data will be shifted into the
AT25F2048, and the serial output pin (SO) will remain in a high impedance state until
the falling edge of CS is detected again. This will reinitialize the serial communication.
CHIP SELECT:
The AT25F2048 is selected when the CS pin is low. When the device is
not selected, data will not be accepted via the SI pin, and the serial output pin (SO) will
remain in a high impedance state.
HOLD:
The HOLD pin is used in conjunction with the CS pin to select the AT25F2048.
When the device is selected and a serial sequence is underway, HOLD can be used to
pause the serial communication with the master device without resetting the serial
sequence. To pause, the HOLD pin must be brought low while the SCK pin is low. To
resume serial communication, the HOLD pin is brought high while the SCK pin is low
(SCK may still toggle during HOLD). Inputs to the SI pin will be ignored while the SO pin
is in the high impedance state.
WRITE PROTECT:
The 25F2048 has a write lockout feature that can be activated by
asserting the write protect pin (WP). When the lockout feature is activated, locked-out
sectors will be READ only. The write protect pin will allow normal read/write operations
when held high. When the WP is brought low and WPEN bit is “1”, all write operations to
the status register are inhibited. WP going low while CS is still low will interrupt a write to
the status register. If the internal status register write cycle has already been initiated,
WP going low will have no effect on any write operation to the status register. The WP
pin function is blocked when the WPEN bit in the status register is “0”. This will allow the
user to install the AT25F2048 in a system with the WP pin tied to ground and still be
able to write to the status register. All WP pin functions are enabled when the WPEN bit
is set to “1”.
相關(guān)PDF資料
PDF描述
AT25F4096 SPI SERIAL MEMORY 4M
AT25F4096W-10SU-2.7 SPI SERIAL MEMORY 4M
AT25HP256-10CC-1.8 SPI Serial EEPROMs
AT25HP256C1-10CC-1.8 SPI Serial EEPROMs
AT25HP512C1-10CC-1.8 SPI Serial EEPROMs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AT25F2048N-10SU-2.7 功能描述:閃存 FLASH 2M SPI 10K CYCLES- 10MS 2.7V RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲(chǔ)類型:Flash 存儲(chǔ)容量:2 MB 結(jié)構(gòu):256 K x 8 定時(shí)類型: 接口類型:SPI 訪問時(shí)間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel
AT25F2048-W27-11 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:2Mbit High Speed SPI Serial Flash Memory 2M (262,144 x 8)
AT25F2048Y7-YH27-T 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:2Mbit High Speed SPI Serial Flash Memory 2M (262,144 x 8)
AT25F4096 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:4Mbit High Speed SPI Serial Flash Memory
AT25F4096_06 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:4Mbit High Speed SPI Serial Flash Memory
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*