- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381419 > AT25F1024N-10SI-2.7 (ATMEL CORP) High Speed CMOS Logic Hex Buffers/Line Drivers with Inverting 3-State Outputs 16-PDIP -55 to 125 PDF資料下載
參數(shù)資料
| 型號： | AT25F1024N-10SI-2.7 |
| 廠商： | ATMEL CORP |
| 元件分類： | DRAM |
| 英文描述： | High Speed CMOS Logic Hex Buffers/Line Drivers with Inverting 3-State Outputs 16-PDIP -55 to 125 |
| 中文描述： | 128K X 8 SPI BUS SERIAL EEPROM, PDSO8 |
| 封裝： | 0.150 INCH, PLASTIC, MS-012AA, SOIC-8 |
| 文件頁數(shù)： | 5/17頁 |
| 文件大?。?/td> | 151K |
| 代理商： | AT25F1024N-10SI-2.7 |
5
AT25F512/1024
1440M–SEEPR–7/03
Serial Interface
Description
MASTER:
The device that generates the serial clock.
SLAVE:
Because the Serial Clock pin (SCK) is always an input, the AT25F512/1024
always operates as a slave.
TRANSMITTER/RECEIVER:
The AT25F512/1024 has separate pins designated for
data transmission (SO) and reception (SI).
MSB:
The Most Significant Bit (MSB) is the first bit transmitted and received.
SERIAL OP-CODE:
After the device is selected with CS going low, the first byte will be
received. This byte contains the op-code that defines the operations to be performed.
INVALID OP-CODE:
If an invalid op-code is received, no data will be shifted into the
AT25F512/1024, and the serial output pin (SO) will remain in a high impedance state
until the falling edge of CS is detected again. This will reinitialize the serial
communication.
CHIP SELECT:
The AT25F512/1024 is selected when the CS pin is low. When the
device is not selected, data will not be accepted via the SI pin, and the serial output pin
(SO) will remain in a high impedance state.
HOLD:
The HOLD pin is used in conjunction with the CS pin to select the
AT25F512/1024. When the device is selected and a serial sequence is underway,
HOLD can be used to pause the serial communication with the master device without
resetting the serial sequence. To pause, the HOLD pin must be brought low while the
SCK pin is low. To resume serial communication, the HOLD pin is brought high while the
SCK pin is low (SCK may still toggle during HOLD). Inputs to the SI pin will be ignored
while the SO pin is in the high impedance state.
WRITE PROTECT:
The 25F512/1024 has a write lockout feature that can be activated
by asserting the write protect pin (WP). When the lockout feature is activated, locked-out
sectors will be READ only. The write protect pin will allow normal read/write operations
when held high. When the WP is brought low and WPEN bit is “1”, all write operations to
the status register are inhibited. WP going low while CS is still low will interrupt a write to
the status register. If the internal status register write cycle has already been initiated,
WP going low will have no effect on any write operation to the status register. The WP
pin function is blocked when the WPEN bit in the status register is “0”. This will allow the
user to install the AT25F512/1024 in a system with the WP pin tied to ground and still be
able to write to the status register. All WP pin functions are enabled when the WPEN bit
is set to “1”.
相關PDF資料 |
PDF描述 |
|---|---|
| AT25F2048N-10SU-2.7 | 24 Characters x 2 Lines, 5x7 Dot Matrix Character and Cursor |
| AT25F2048 | High Speed CMOS Logic Hex Buffers/Line Drivers with Inverting 3-State Outputs 16-SOIC -55 to 125 |
| AT25F2048N | High Speed CMOS Logic Hex Buffers/Line Drivers with Inverting 3-State Outputs 16-SOIC -55 to 125 |
| AT25F4096 | SPI SERIAL MEMORY 4M |
| AT25F4096W-10SU-2.7 | SPI SERIAL MEMORY 4M |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AT25F1024N-10SU-2.7 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:SPI Serial Memory |
| AT25F1024Y4-10YU-2.7 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:SPI Serial Memory |
| AT25F2048 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:SPI Serial Memory 2M (262,144 x 8) |
| AT25F2048_07 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:2Mbit High Speed SPI Serial Flash Memory 2M (262,144 x 8) |
| AT25F2048N | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:SPI Serial Memory 2M (262,144 x 8) |
發(fā)布緊急采購，3分鐘左右您將得到回復。