參數(shù)資料
型號(hào): AT25640N-10SC-1.8
廠商: ATMEL CORP
元件分類(lèi): DRAM
英文描述: SPI Serial EEPROMs
中文描述: 8K X 8 SPI BUS SERIAL EEPROM, PDSO8
封裝: 0.150 INCH, PLASTIC, SOIC-8
文件頁(yè)數(shù): 6/16頁(yè)
文件大?。?/td> 172K
代理商: AT25640N-10SC-1.8
AT25080/160/320/640
6
Serial Interface Description
MASTER:
The device that generates the serial clock.
SLAVE:
Because the Serial Clock pin (SCK) is always an
input, the AT25080/160/320/640 always operates as a
slave.
TRANSMITTER/RECEIVER:
The AT25080/160/320/640
has separate pins designated for data transmission (SO)
and reception (SI).
MSB:
The Most Significant Bit (MSB) is the first bit trans-
mitted and received.
SERIAL OP-CODE:
After the device is selected with CS
going low, the first byte will be received. This byte contains
the op-code that defines the operations to be performed.
INVALID OP-CODE:
If an invalid op-code is received, no
data will be shifted into the AT25080/160/320/640, and the
serial output pin (SO) will remain in a high impedance state
until the falling edge of CS is detected again. This will reini-
tialize the serial communication.
CHIP SELECT:
The AT25080/160/320/640 is selected
when the CS pin is low. When the device is not selected,
data will not be accepted via the SI pin, and the serial out-
put pin (SO) will remain in a high impedance state.
HOLD:
The HOLD pin is used in conjunction with the CS
pin to select the AT25080/160/320/640. When the device is
selected and a serial sequence is underway, HOLD can be
used to pause the serial communication with the master
device without resetting the serial sequence. To pause, the
HOLD pin must be brought low while the SCK pin is low. To
resume serial communication, the HOLD pin is brought
high while the SCK pin is low (SCK may still toggle during
HOLD). Inputs to the SI pin will be ignored while the SO pin
is in the high impedance state.
WRITE PROTECT:
The write protect pin (WP) will allow
normal read/write operations when held high. When the
WP pin is brought low and WPEN bit is “1”, all write opera-
tions to the status register are inhibited. WP going low
while CS is still low will interrupt a write to the status regis-
ter. If the internal write cycle has already been initiated, WP
going low will have no effect on any write operation to the
status register. The WP pin function is blocked when the
WPEN bit in the status register is "0". This will allow the
user to install the AT25080/160/320/640 in a system with
the WP pin tied to ground and still be able to write to the
status register. All WP pin functions are enabled when the
WPEN bit is set to “1”.
SPI Serial Interface
相關(guān)PDF資料
PDF描述
AT25640N-10SC-2.7 SPI Serial EEPROMs
AT25640N-10SI SPI Serial EEPROMs
AT25640N-10SI-1.8 SPI Serial EEPROMs
AT25640N-10SI-2.7 SPI Serial EEPROMs
AT25080-10PC SPI Serial EEPROMs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AT25640N-10SC-2.7 功能描述:電可擦除可編程只讀存儲(chǔ)器 SO-8 64K (8KX8) 2.7V RoHS:否 制造商:Atmel 存儲(chǔ)容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8
AT25640N-10SE-2.7 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:EEPROM
AT25640N-10SI 功能描述:電可擦除可編程只讀存儲(chǔ)器 RO 511-M95640-MN6 RoHS:否 制造商:Atmel 存儲(chǔ)容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8
AT25640N-10SI-1.8 功能描述:IC EEPROM 64KBIT 3MHZ 8SOIC RoHS:否 類(lèi)別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:32 系列:- 格式 - 存儲(chǔ)器:閃存 存儲(chǔ)器類(lèi)型:FLASH 存儲(chǔ)容量:1M (128K x 8) 速度:120ns 接口:并聯(lián) 電源電壓:2.7 V ~ 3.6 V 工作溫度:0°C ~ 70°C 封裝/外殼:32-LCC(J 形引線) 供應(yīng)商設(shè)備封裝:32-PLCC 包裝:管件 其它名稱(chēng):AT49BV00112JC
AT25640N-10SI-2.7 功能描述:電可擦除可編程只讀存儲(chǔ)器 64K (8Kx8) 2.7V RoHS:否 制造商:Atmel 存儲(chǔ)容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8