- 您現(xiàn)在的位置：買賣IC網 > PDF目錄381416 > AT25640A-10TI-2.7 (ATMEL CORP) High Speed CMOS Logic Quad 2-Input OR Gates 14-PDIP -55 to 125 PDF資料下載
參數資料
| 型號： | AT25640A-10TI-2.7 |
| 廠商： | ATMEL CORP |
| 元件分類： | DRAM |
| 英文描述： | High Speed CMOS Logic Quad 2-Input OR Gates 14-PDIP -55 to 125 |
| 中文描述： | 8K X 8 SPI BUS SERIAL EEPROM, PDSO8 |
| 封裝： | 4.40 MM, PLASTIC, MO-153AA, TSSOP-8 |
| 文件頁數： | 5/20頁 |
| 文件大?。?/td> | 388K |
| 代理商： | AT25640A-10TI-2.7 |
5
AT25080A/160A/320A/640A
5082B–SEEPR–1/05
Serial Interface
Description
MASTER:
The device that generates the serial clock.
SLAVE:
Because the serial clock pin (SCK) is always an input, the
AT25080A/160A/320A/640A always operates as a slave.
TRANSMITTER/RECEIVER:
The AT25080A/160A/320A/640A has separate pins des-
ignated for data transmission (SO) and reception (SI).
MSB:
The Most Significant Bit (MSB) is the first bit transmitted and received.
SERIAL OP-CODE:
After the device is selected with CS going low, the first byte will be
received. This byte contains the op-code that defines the operations to be performed.
INVALID OP-CODE:
If an invalid op-code is received, no data will be shifted into the
AT25080A/160A/320A/640A, and the serial output pin (SO) will remain in a high imped-
ance state until the falling edge of CS is detected again. This will reinitialize the serial
communication.
CHIP SELECT:
The AT25080A/160A/320A/640A is selected when the CS pin is low.
When the device is not selected, data will not be accepted via the SI pin, and the serial
output pin (SO) will remain in a high impedance state.
HOLD:
The HOLD pin is used in conjunction with the CS pin to select the
AT25080A/160A/320A/640A. When the device is selected and a serial sequence is
underway, HOLD can be used to pause the serial communication with the master device
without resetting the serial sequence. To pause, the HOLD pin must be brought low
while the SCK pin is low. To resume serial communication, the HOLD pin is brought high
while the SCK pin is low (SCK may still toggle during HOLD). Inputs to the SI pin will be
ignored while the SO pin is in the high impedance state.
WRITE PROTECT:
The write protect pin (WP) will allow normal read/write operations
when held high. When the WP pin is brought low and WPEN bit is “1”, all write opera-
tions to the status register are inhibited. WP going low while CS is still low will interrupt a
write to the status register. If the internal write cycle has already been initiated, WP
going low will have no effect on any write operation to the status register. The WP pin
function is blocked when the WPEN bit in the status register is "0". This will allow the
user to install the AT25080A/160A/320A/640A in a system with the WP pin tied to
ground and still be able to write to the status register. All WP pin functions are enabled
when the WPEN bit is set to “1”.
相關PDF資料 |
PDF描述 |
|---|---|
| AT25640A-10TU-2.7 | High Speed CMOS Logic Quad 2-Input OR Gates 14-SOIC -55 to 125 |
| AT25320A | SPI Serial EEPROMs |
| AT25320A-10PI-1.8 | High Speed CMOS Logic 8-Input Multiplexer with 3-State Outputs 16-SOIC -55 to 125 |
| AT25320A-10PI-2.7 | SPI Serial EEPROMs |
| AT25320A-10TI-1.8 | SPI Serial EEPROMs |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AT25640A-10TQ-2.7 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:SPI Serial EEPROMs |
| AT25640A-10TU-1.8 | 功能描述:電可擦除可編程只讀存儲器 64K SPI 1M CYCLES- 10MS IND TEMP 1.8V RoHS:否 制造商:Atmel 存儲容量:2 Kbit 組織:256 B x 8 數據保留:100 yr 最大時鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| AT25640A-10TU-2.7 | 功能描述:電可擦除可編程只讀存儲器 64K SPI 1M CYCLES- 10MS IND TEMP 2.7V RoHS:否 制造商:Atmel 存儲容量:2 Kbit 組織:256 B x 8 數據保留:100 yr 最大時鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| AT25640AN-10SE-2.7 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:SPI Serial EEPROMs |
| AT25640AN-10SI-1.8 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:SPI Serial EEPROMs |
發(fā)布緊急采購，3分鐘左右您將得到回復。