參數資料
型號: AT25128AN-10SQ-2.7
廠商: ATMEL CORP
元件分類: DRAM
英文描述: SPI Serial Extended Temperature EEPROMs
中文描述: 16K X 8 SPI BUS SERIAL EEPROM, PDSO8
封裝: 0.150 INCH, LEAD AND HALOGEN FREE, PLASTIC, MS-012AA, SOIC-8
文件頁數: 5/18頁
文件大?。?/td> 390K
代理商: AT25128AN-10SQ-2.7
5
AT25128A/256A
5088C–SEEPR–11/04
Serial Interface
Description
MASTER:
The device that generates the serial clock.
SLAVE:
Because the serial clock pin (SCK) is always an input, the AT25128A/256A
always operates as a slave.
TRANSMITTER/RECEIVER:
The AT25128A/256A has separate pins designated for
data transmission (SO) and reception (SI).
MSB:
The Most Significant Bit (MSB) is the first bit transmitted and received.
SERIAL OP-CODE:
After the device is selected with CS going low, the first byte will be
received. This byte contains the op-code that defines the operations to be performed.
INVALID OP-CODE:
If an invalid op-code is received, no data will be shifted into the
AT25128A/256A, and the serial output pin (SO) will remain in a high impedance state
until the falling edge of CS is detected again. This will reinitialize the serial
communication.
CHIP SELECT:
The AT25128A/256A is selected when the CS pin is low. When the
device is not selected, data will not be accepted via the SI pin, and the SO pin will
remain in a high impedance state.
HOLD:
The HOLD pin is used in conjunction with the CS pin to select the
AT25128A/256A. When the device is selected and a serial sequence is underway,
HOLD can be used to pause the serial communication with the master device without
resetting the serial sequence. To pause, the HOLD pin must be brought low while the
SCK pin is low. To resume serial communication, the HOLD pin is brought high while the
SCK pin is low (SCK may still toggle during HOLD). Inputs to the SI pin will be ignored
while the SO pin is in the high impedance state.
WRITE PROTECT:
The write protect pin (WP) will allow normal read/write operations
when held high. When the WP pin is brought low and WPEN bit is “1”, all write opera-
tions to the status register are inhibited. WP going low while CS is still low will interrupt a
write to the status register. If the internal write cycle has already been initiated, WP
going low will have no effect on any write operation to the status register. The WP pin
function is blocked when the WPEN bit in the status register is “0”. This will allow the
user to install the AT25128A/256A in a system with the WP pin tied to ground and still be
able to write to the status register. All WP pin functions are enabled when the WPEN bit
is set to “1”.
相關PDF資料
PDF描述
AT25320 32K SPI Serial EEPROMs(32K SPI串行EEPROM)
AT25F1024AN-10SU-2.7 SPI Serial Memory
AT25F1024AY4-10YU-2.7 SPI Serial Memory
AT25F1024A High Speed CMOS Logic Hex Buffers/Line Drivers with Inverting 3-State Outputs 16-PDIP -55 to 125
AT25F1024 High Speed CMOS Logic Hex Buffers/Line Drivers with Non-Inverting 3-State Outputs 16-SOIC -55 to 125
相關代理商/技術參數
參數描述
AT25128AN-10SU-1.8 功能描述:電可擦除可編程只讀存儲器 128K SPI 100K CYCLES - 10MS 1.8V RoHS:否 制造商:Atmel 存儲容量:2 Kbit 組織:256 B x 8 數據保留:100 yr 最大時鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8
AT25128AN-10SU-2.7 功能描述:電可擦除可編程只讀存儲器 128K SPI 100K CYCLES - 10MS 2.7V RoHS:否 制造商:Atmel 存儲容量:2 Kbit 組織:256 B x 8 數據保留:100 yr 最大時鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8
AT25128AN10SU27 制造商:Atmel Corporation 功能描述:
AT25128AU2-10UI-1.8 功能描述:IC EEPROM 128KBIT 20MHZ 8BGA RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:96 系列:- 格式 - 存儲器:閃存 存儲器類型:FLASH 存儲容量:16M(2M x 8,1M x 16) 速度:70ns 接口:并聯(lián) 電源電壓:2.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP(0.724",18.40mm 寬) 供應商設備封裝:48-TSOP 包裝:托盤
AT25128AU2-10UI-2.7 功能描述:IC EEPROM 128KBIT 20MHZ 8BGA RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:96 系列:- 格式 - 存儲器:閃存 存儲器類型:FLASH 存儲容量:16M(2M x 8,1M x 16) 速度:70ns 接口:并聯(lián) 電源電壓:2.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP(0.724",18.40mm 寬) 供應商設備封裝:48-TSOP 包裝:托盤