參數(shù)資料
型號: AT25040AN-10SE-2.7
廠商: ATMEL CORP
元件分類: DRAM
英文描述: DIN Audio Connector; No. of Contacts:4; Contact Termination:Solder; Mounting Type:Panel; Gender:Male; Terminal Type:Solder RoHS Compliant: Yes
中文描述: 512 X 8 SPI BUS SERIAL EEPROM, PDSO8
封裝: 0.150 INCH, PLASTIC, MS-012AA, SOIC-8
文件頁數(shù): 8/18頁
文件大?。?/td> 392K
代理商: AT25040AN-10SE-2.7
8
AT25010A/020A/040A
5087B–SEEPR–1/05
the data within any selected segment will therefore be read only. The block write protec-
tion levels and corresponding status register control bits are shown in Table 8.
Bits BP0 and BP1 are nonvolatile cells that have the same properties and functions as
the regular memory cells (e.g., WREN, t
WC
, RDSR).
Table 8.
Block Write Protect Bits
READ SEQUENCE (READ):
Reading the AT25010A/020A/040A via the serial output
(SO) pin requires the following sequence. After the CS line is pulled low to select a
device, the read op-code (including A8) is transmitted via the SI line followed by the byte
address to be read (A7–A0). Upon completion, any data on the SI line will be ignored.
The data (D7
D0) at the specified address is then shifted out onto the SO line. If only
one byte is to be read, the CS line should be driven high after the data comes out. The
read sequence can be continued since the byte address is automatically incremented
and data will continue to be shifted out. When the highest address is reached, the
address counter will roll over to the lowest address, allowing the entire memory to be
read in one continuous read cycle.
WRITE SEQUENCE (WRITE):
In order to program the AT25010A/020A/040A, the Write
Protect (WP) pin must be held high and two separate instructions must be executed.
First, the device must be write enabled via the WREN instruction. Then a write (WRITE)
instruction may be executed. Also, the address of the memory location(s) to be pro-
grammed must be outside the protected address field location selected by the block
write protection level. During an internal write cycle, all commands will be ignored
except the RDSR instruction.
A write instruction requires the following sequence. After the CS line is pulled low to
select the device, the WRITE op-code (including A8) is transmitted via the SI line fol-
lowed by the byte address (A7
A0) and the data (D7–D0) to be programmed.
Programming will start after the CS pin is brought high. The low-to-high transition of the
CS pin must occur during the SCK low-time immediately after clocking in the D0 (LSB)
data bit.
The READY/BUSY status of the device can be determined by initiating a read status
register (RDSR) instruction. If Bit 0 = “1”, the write cycle is still in progress. If Bit 0 = “0”,
the write cycle has ended. Only the RDSR instruction is enabled during the write pro-
gramming cycle.
The AT25010A/020A/040A is capable of an 8-byte page write operation. After each byte
of data is received, the three low-order address bits are internally incremented by one;
the six high-order bits of the address will remain constant. If more than eight bytes of
data are transmitted, the address counter will roll over and the previously written data
will be overwritten. The AT25010A/020A/040A is automatically returned to the write dis-
able state at the completion of a write cycle.
NOTE:
If the WP pin is brought low or if the device is not write enabled (WREN), the
device will ignore the Write instruction and will return to the standby state when CS is
brought high. A new CS falling edge is required to reinitiate the serial communication.
Level
Status Register Bits
Array Addresses Protected
BP1
BP0
AT25010A
AT25020A
AT25040A
0
0
0
None
None
None
1 (1/4)
0
1
60-7F
C0-FF
180-1FF
2 (1/2)
1
0
40-7F
80-FF
100-1FF
3
(All)
1
1
00-7F
00-FF
000-1FF
相關PDF資料
PDF描述
AT25010AN-10SQ-2.7 Connector Kit; Contents Of Kit:C14610G0065068 6 position hood PG 21 single latch high profile side entry, C14610A0061021 6 position male insert wire protect, VN162100014 PG 21 gland bushing, For 0.433" - 0.866" diameter cable RoHS Compliant: Yes
AT25020AN-10SQ-2.7 Connector Kit; Contents Of Kit:C14610G0066068 6 position hood PG 21 single latch high profile top entry, C14610A0061021 6 position male insert wire protect, VN162100014 PG 21 gland bushing, For 0.433" - 0.866" diameter cable RoHS Compliant: Yes
AT25040AN-10SQ-2.7 Connector Kit; Contents Of Kit:C14610F0100011 10 position bulkhead housing single latch, C14610B0101021 10 position female insert wire protect, Without spring cover; For Use With:C146 Heavy Duty Industrial Connectors RoHS Compliant: Yes
AT25020A-10PE-2.7 SPI Serial Extended TEMPERATURE EEPROMS 1K 2K 4K
AT25040A-10PE-2.7 SPI Serial Extended TEMPERATURE EEPROMS 1K 2K 4K
相關代理商/技術參數(shù)
參數(shù)描述
AT25040AN-10SI-1.8 功能描述:IC EEPROM 4KBIT 20MHZ 8SOIC RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:96 系列:- 格式 - 存儲器:閃存 存儲器類型:FLASH 存儲容量:16M(2M x 8,1M x 16) 速度:70ns 接口:并聯(lián) 電源電壓:2.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP(0.724",18.40mm 寬) 供應商設備封裝:48-TSOP 包裝:托盤
AT25040AN-10SI-1.8 SL383 功能描述:IC EEPROM 4KBIT 20MHZ 8SOIC RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:96 系列:- 格式 - 存儲器:閃存 存儲器類型:FLASH 存儲容量:16M(2M x 8,1M x 16) 速度:70ns 接口:并聯(lián) 電源電壓:2.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP(0.724",18.40mm 寬) 供應商設備封裝:48-TSOP 包裝:托盤
AT25040AN-10SI-1.8-T 功能描述:IC EEPROM 4KBIT 20MHZ 8SOIC 制造商:microchip technology 系列:- 包裝:帶卷(TR) 零件狀態(tài):停產(chǎn) 存儲器類型:非易失 存儲器格式:EEPROM 技術:EEPROM 存儲容量:4Kb (512 x 8) 時鐘頻率:20MHz 寫周期時間 - 字,頁:5ms 存儲器接口:SPI 電壓 - 電源:1.8 V ~ 5.5 V 工作溫度:-40°C ~ 85°C(TA) 安裝類型:表面貼裝 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應商器件封裝:8-SOIC 基本零件編號:AT25040 標準包裝:3,000
AT25040AN-10SI-2.7 功能描述:IC EEPROM 4KBIT 20MHZ 8SOIC RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:96 系列:- 格式 - 存儲器:閃存 存儲器類型:FLASH 存儲容量:16M(2M x 8,1M x 16) 速度:70ns 接口:并聯(lián) 電源電壓:2.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP(0.724",18.40mm 寬) 供應商設備封裝:48-TSOP 包裝:托盤
AT25040AN-10SI-2.7 SL383 功能描述:IC EEPROM 4KBIT 20MHZ 8SOIC RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:96 系列:- 格式 - 存儲器:閃存 存儲器類型:FLASH 存儲容量:16M(2M x 8,1M x 16) 速度:70ns 接口:并聯(lián) 電源電壓:2.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP(0.724",18.40mm 寬) 供應商設備封裝:48-TSOP 包裝:托盤