- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381413 > AT25020N-10SI-1.8 (ATMEL CORP) High Speed CMOS Logic 3-to-8 Line Decoder Demultiplexer Inverting and Non-Inverting 16-TSSOP -55 to 125 PDF資料下載
參數(shù)資料
| 型號： | AT25020N-10SI-1.8 |
| 廠商： | ATMEL CORP |
| 元件分類： | DRAM |
| 英文描述： | High Speed CMOS Logic 3-to-8 Line Decoder Demultiplexer Inverting and Non-Inverting 16-TSSOP -55 to 125 |
| 中文描述： | 256 X 8 SPI BUS SERIAL EEPROM, PDSO8 |
| 封裝： | 0.150 INCH, PLASTIC, SOIC-8 |
| 文件頁數(shù)： | 6/15頁 |
| 文件大?。?/td> | 165K |
| 代理商： | AT25020N-10SI-1.8 |
AT25010/020/040
6
Serial Interface Description
MASTER:
The device that generates the serial clock.
SLAVE:
Because the Serial Clock pin (SCK) is always an
input, the AT25010/020/040 always operates as a slave.
TRANSMITTER/RECEIVER:
separate pins designated for data transmission (SO) and
reception (SI).
MSB:
The Most Significant Bit (MSB) is the first bit
transmitted and received.
SERIAL OP-CODE:
After the device is selected with CS
going low, the first byte will be received. This byte contains
the op-code that defines the operations to be performed.
The op-code also contains address bit A8 in both the
READ and WRITE instructions.
INVALID OP-CODE:
If an invalid op-code is received, no
data will be shifted into the AT25010/020/040, and the
serial output pin (SO) will remain in a high impedance state
until the falling edge of CS is detected again. This will reini-
tialize the serial communication.
CHIP SELECT:
The AT25010/020/040 is selected when
the CS pin is low. When the device is not selected, data will
not be accepted via the SI pin, and the serial output pin
(SO) will remain in a high impedance state.
HOLD:
The HOLD pin is used in conjunction with the CS
pin to select the AT25010/020/040. When the device is
selected and a serial sequence is underway, HOLD can be
used to pause the serial communication with the master
device without resetting the serial sequence. To pause, the
HOLD pin must be brought low while the SCK pin is low. To
resume serial communication, the HOLD pin is brought
high while the SCK pin is low (SCK may still toggle during
HOLD). Inputs to the SI pin will be ignored while the SO pin
is in the high impedance state.
WRITE PROTECT:
The write protect pin (WP) will allow
normal read/write operations when held high. When the
WP pin is brought low, all write operations are inhibited.
The AT25010/020/040 has
WP going low while CS is still low will interrupt a write to the
AT25010/020/040. If the internal write cycle has already
been initiated, WP going low will have no effect on any
write operation.
SPI Serial Interface
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AT25020N-10SI-2.7 | High Speed CMOS Logic 3-to-8 Line Decoder Demultiplexer Inverting and Non-Inverting 16-TSSOP -55 to 125 |
| AT25040 | High Speed CMOS Logic 3-to-8 Line Decoder Demultiplexer Inverting and Non-Inverting 16-TSSOP -55 to 125 |
| AT25040-10PC | High Speed CMOS Logic 3-to-8 Line Decoder Demultiplexer Inverting and Non-Inverting 16-TSSOP -55 to 125 |
| AT25040-10PC-1.8 | High Speed CMOS Logic 3-to-8 Line Decoder Demultiplexer Inverting and Non-Inverting 16-TSSOP -55 to 125 |
| AT25040-10PC-2.7 | High Speed CMOS Logic 3-to-8 Line Decoder Demultiplexer Inverting and Non-Inverting 16-TSSOP -55 to 125 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AT25020N-10SI-2.7 | 功能描述:電可擦除可編程只讀存儲器 2K (256X8) 2.7V RoHS:否 制造商:Atmel 存儲容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| AT25020Y1-10YI-2.7 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EEPROM |
| AT25020Y2-10YI-2.7 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EEPROM |
| AT25040 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:SPI Serial EEPROMs |
| AT25040-10PA-2.7C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SERIAL EEPROM|512X8|CMOS|DIP|8PIN|PLASTIC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。