- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄381411 > AT24C32AY1-10YI-1.8 (ATMEL CORP) The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each PDF資料下載
參數(shù)資料
| 型號(hào)： | AT24C32AY1-10YI-1.8 |
| 廠商： | ATMEL CORP |
| 元件分類(lèi)： | DRAM |
| 英文描述： | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| 中文描述： | 4K X 8 I2C/2-WIRE SERIAL EEPROM, DSO8 |
| 封裝： | 4.90 X 3 MM, MAP-8 |
| 文件頁(yè)數(shù)： | 9/20頁(yè) |
| 文件大?。?/td> | 216K |
| 代理商： | AT24C32AY1-10YI-1.8 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
9
AT24C32A/64A
3054N–SEEPR–2/04
Device Addressing
The 32K/64K EEPROM requires an 8-bit device address word following a start condition
to enable the chip for a read or write operation (refer to Figure 1). The device address
word consists of a mandatory one, zero sequence for the first four most significant bits
as shown. This is common to all 2-wire EEPROM devices.
The 32K/64K uses the three device address bits A2, A1, A0 to allow as many as eight
devices on the same bus. These bits must compare to their corresponding hardwired
input pins. The A2, A1, and A0 pins use an internal proprietary circuit that biases them
to a logic low condition if the pins are allowed to float.
The eighth bit of the device address is the read/write operation select bit. A read opera-
tion is initiated if this bit is high and a write operation is initiated if this bit is low.
Upon a compare of the device address, the EEPROM will output a zero. If a compare is
not made, the device will return to standby state.
NOISE PROTECTION:
Special internal circuitry placed on the SDA and SCL pins pre-
vent small noise spikes from activating the device.
DATA SECURITY:
The AT24C32A/64A has a hardware data protection scheme that
allows the user to write protect the entire memory when the WP pin is at V
CC
.
Write Operations
BYTE WRITE:
A write operation requires two 8-bit data word addresses following the
device address word and acknowledgment. Upon receipt of this address, the EEPROM
will again respond with a zero and then clock in the first 8-bit data word. Following
receipt of the 8-bit data word, the EEPROM will output a zero and the addressing
device, such as a microcontroller, must terminate the write sequence with a stop condi-
tion. At this time the EEPROM enters an internally-timed write cycle, t
WR
, to the
nonvolatile memory. All inputs are disabled during this write cycle and the EEPROM will
not respond until the write is complete (refer to Figure 2).
PAGE WRITE:
The 32K/64K EEPROM is capable of 32-byte page writes.
A page write is initiated the same way as a byte write, but the microcontroller does not
send a stop condition after the first data word is clocked in. Instead, after the EEPROM
acknowledges receipt of the first data word, the microcontroller can transmit up to 31
more data words. The EEPROM will respond with a zero after each data word received.
The microcontroller must terminate the page write sequence with a stop condition (refer
to Figure 3).
The data word address lower 5 bits are internally incremented following the receipt of
each data word. The higher data word address bits are not incremented, retaining the
memory page row location. When the word address, internally generated, reaches the
page boundary, the following byte is placed at the beginning of the same page. If more
than 32 data words are transmitted to the EEPROM, the data word address will “roll
over” and previous data will be overwritten.
ACKNOWLEDGE POLLING:
Once the internally-timed write cycle has started and the
EEPROM inputs are disabled, acknowledge polling can be initiated. This involves send-
ing a start condition followed by the device address word. The read/write bit is
representative of the operation desired. Only if the internal write cycle has completed
will the EEPROM respond with a zero, allowing the read or write sequence to continue.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AT24C64AY1-10YI-1.8 | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| AT24C32AN-10SU-1.8 | 24 Characters x 2 Lines, 5x7 Dot Matrix Character and Cursor |
| AT24C64AN-10SU-1.8 | 24 Characters x 2 Lines, 5x7 Dot Matrix Character and Cursor |
| AT24C32AN-10SU-2.7 | 24 Characters x 2 Lines, 5x7 Dot Matrix Character and Cursor |
| AT24C64AN-10SU-2.7 | 24 Characters x 2 Lines, 5x7 Dot Matrix Character and Cursor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AT24C32AY1-10YI2.7 | 制造商:Atmel Corporation 功能描述:EEPROM Serial-2Wire 32K-Bit 4K x 8 3.3V/5V 8-Pin MAP |
| AT24C32AY1-10YI-2.7 | 功能描述:電可擦除可編程只讀存儲(chǔ)器 32/64k 2-Wire Bus RoHS:否 制造商:Atmel 存儲(chǔ)容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| AT24C32AY1-10YU-1.8 | 功能描述:IC EEPROM 32KBIT 400KHZ 8MAP 制造商:microchip technology 系列:- 包裝:管件 零件狀態(tài):停產(chǎn) 存儲(chǔ)器類(lèi)型:非易失 存儲(chǔ)器格式:EEPROM 技術(shù):EEPROM 存儲(chǔ)容量:32Kb （4K x 8） 時(shí)鐘頻率:400kHz 寫(xiě)周期時(shí)間 - 字，頁(yè):5ms 訪問(wèn)時(shí)間:900ns 存儲(chǔ)器接口:I2C 電壓 - 電源:1.8 V ~ 5.5 V 工作溫度:-40°C ~ 85°C（TA） 安裝類(lèi)型:表面貼裝 封裝/外殼:8-UDFN 裸露焊盤(pán) 供應(yīng)商器件封裝:8-MAP（3x4.9） 基本零件編號(hào):AT24C32 標(biāo)準(zhǔn)包裝:120 |
| AT24C32AY1-10YU1.8 SL383 | 制造商:Atmel Corporation 功能描述:EEPROM Serial-2Wire 32K-bit 4K x 8 2.5V/3.3V/5V 8-Pin MAP |
| AT24C32AY6-10YH-1.8 | 功能描述:IC EEPROM 32KBIT 400KHZ 8DFN RoHS:是 類(lèi)別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類(lèi)型:SDRAM 存儲(chǔ)容量:256M（8Mx32） 速度:143MHz 接口:并聯(lián) 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:90-VFBGA 供應(yīng)商設(shè)備封裝:90-VFBGA（8x13） 包裝:托盤(pán) 其它名稱(chēng):Q2841869 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。