- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381411 > AT24C32A-10PI-2.7 (ATMEL CORP) ECONOLINE: RSZ/P - 1kVDC PDF資料下載
參數(shù)資料
| 型號： | AT24C32A-10PI-2.7 |
| 廠商： | ATMEL CORP |
| 元件分類： | DRAM |
| 英文描述： | ECONOLINE: RSZ/P - 1kVDC |
| 中文描述： | 4K X 8 I2C/2-WIRE SERIAL EEPROM, PDIP8 |
| 封裝： | 0.300 INCH, PLASTIC, MS-001BA, DIP-8 |
| 文件頁數(shù)： | 9/20頁 |
| 文件大?。?/td> | 216K |
| 代理商： | AT24C32A-10PI-2.7 |
9
AT24C32A/64A
3054N–SEEPR–2/04
Device Addressing
The 32K/64K EEPROM requires an 8-bit device address word following a start condition
to enable the chip for a read or write operation (refer to Figure 1). The device address
word consists of a mandatory one, zero sequence for the first four most significant bits
as shown. This is common to all 2-wire EEPROM devices.
The 32K/64K uses the three device address bits A2, A1, A0 to allow as many as eight
devices on the same bus. These bits must compare to their corresponding hardwired
input pins. The A2, A1, and A0 pins use an internal proprietary circuit that biases them
to a logic low condition if the pins are allowed to float.
The eighth bit of the device address is the read/write operation select bit. A read opera-
tion is initiated if this bit is high and a write operation is initiated if this bit is low.
Upon a compare of the device address, the EEPROM will output a zero. If a compare is
not made, the device will return to standby state.
NOISE PROTECTION:
Special internal circuitry placed on the SDA and SCL pins pre-
vent small noise spikes from activating the device.
DATA SECURITY:
The AT24C32A/64A has a hardware data protection scheme that
allows the user to write protect the entire memory when the WP pin is at V
CC
.
Write Operations
BYTE WRITE:
A write operation requires two 8-bit data word addresses following the
device address word and acknowledgment. Upon receipt of this address, the EEPROM
will again respond with a zero and then clock in the first 8-bit data word. Following
receipt of the 8-bit data word, the EEPROM will output a zero and the addressing
device, such as a microcontroller, must terminate the write sequence with a stop condi-
tion. At this time the EEPROM enters an internally-timed write cycle, t
WR
, to the
nonvolatile memory. All inputs are disabled during this write cycle and the EEPROM will
not respond until the write is complete (refer to Figure 2).
PAGE WRITE:
The 32K/64K EEPROM is capable of 32-byte page writes.
A page write is initiated the same way as a byte write, but the microcontroller does not
send a stop condition after the first data word is clocked in. Instead, after the EEPROM
acknowledges receipt of the first data word, the microcontroller can transmit up to 31
more data words. The EEPROM will respond with a zero after each data word received.
The microcontroller must terminate the page write sequence with a stop condition (refer
to Figure 3).
The data word address lower 5 bits are internally incremented following the receipt of
each data word. The higher data word address bits are not incremented, retaining the
memory page row location. When the word address, internally generated, reaches the
page boundary, the following byte is placed at the beginning of the same page. If more
than 32 data words are transmitted to the EEPROM, the data word address will “roll
over” and previous data will be overwritten.
ACKNOWLEDGE POLLING:
Once the internally-timed write cycle has started and the
EEPROM inputs are disabled, acknowledge polling can be initiated. This involves send-
ing a start condition followed by the device address word. The read/write bit is
representative of the operation desired. Only if the internal write cycle has completed
will the EEPROM respond with a zero, allowing the read or write sequence to continue.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AT24C32A-10TI-2.7 | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| AT24C64A | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| AT24C64A-10PI-2.7 | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| AT24C64A-10TI-2.7 | Hex Buffers And Line Drivers With 3-State Outputs 16-TVSOP -40 to 85 |
| AT24C32A | Quadruple 2-Input Positive-OR Gates 14-SSOP -40 to 85 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AT24C32A-10PU-1.8 | 功能描述:IC EEPROM 32KBIT 400KHZ 8DIP RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標(biāo)準包裝:1 系列:- 格式 - 存儲器:RAM 存儲器類型:SDRAM 存儲容量:256M（8Mx32） 速度:143MHz 接口:并聯(lián) 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:90-VFBGA 供應(yīng)商設(shè)備封裝:90-VFBGA（8x13） 包裝:托盤 其它名稱:Q2841869 |
| AT24C32A-10PU-2.7 | 功能描述:IC EEPROM 32KBIT 400KHZ 8DIP RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標(biāo)準包裝:96 系列:- 格式 - 存儲器:閃存 存儲器類型:FLASH 存儲容量:16M（2M x 8，1M x 16） 速度:70ns 接口:并聯(lián) 電源電壓:2.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP（0.724"，18.40mm 寬） 供應(yīng)商設(shè)備封裝:48-TSOP 包裝:托盤 |
| AT24C32A-10TI-1.8 | 功能描述:IC EEPROM 32KBIT 400KHZ 8TSSOP RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 標(biāo)準包裝:96 系列:- 格式 - 存儲器:閃存 存儲器類型:FLASH 存儲容量:16M（2M x 8，1M x 16） 速度:70ns 接口:并聯(lián) 電源電壓:2.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP（0.724"，18.40mm 寬） 供應(yīng)商設(shè)備封裝:48-TSOP 包裝:托盤 |
| AT24C32A-10TI-2.7 | 功能描述:IC EEPROM 32KBIT 400KHZ 8TSSOP RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 標(biāo)準包裝:96 系列:- 格式 - 存儲器:閃存 存儲器類型:FLASH 存儲容量:16M（2M x 8，1M x 16） 速度:70ns 接口:并聯(lián) 電源電壓:2.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP（0.724"，18.40mm 寬） 供應(yīng)商設(shè)備封裝:48-TSOP 包裝:托盤 |
| AT24C32A-10TU-1.8 | 功能描述:IC EEPROM 32KBIT 400KHZ 8TSSOP RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標(biāo)準包裝:96 系列:- 格式 - 存儲器:閃存 存儲器類型:FLASH 存儲容量:16M（2M x 8，1M x 16） 速度:70ns 接口:并聯(lián) 電源電壓:2.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP（0.724"，18.40mm 寬） 供應(yīng)商設(shè)備封裝:48-TSOP 包裝:托盤 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。