
1
Features
Low Voltage and Standard Voltage Operation
– 2.7 (V
CC
= 2.7V to 5.5V)
– 1.8 (V
CC
= 1.8V to 5.5V)
Internally Organized 2048 x 8 (16K)
Two-Wire Serial Interface
Schmitt Trigger, Filtered Inputs for Noise Suppression
Bidirectional Data Transfer Protocol
100 kHz (1.8V, 2.5V, 2.7V) and 400 kHz (5V) Compatibility
Write Protect Pin for Hardware Data Protection
Cascadable Feature Allows for Extended Densities
16-Byte Page Write Mode
Partial Page Writes Are Allowed
Self-Timed Write Cycle (10 ms max)
High Reliability
– Endurance: 1 Million Write Cycles
– Data Retention: 100 Years
Automotive Grade, Extended Temperature and Lead-free/Halogen-free
Devices Available
8-lead PDIP and 8-lead JEDEC SOIC Packages
Die Sales: Wafer Form, Waffle Pack and Bumped Wafers
Description
The AT24C164 provides 16,384 bits of serial electrically erasable and programmable
read only memory (EEPROM) organized as 2048 words of 8 bits each. The device’s
cascadable feature allows up to eight devices to share a common two-wire bus. The
device is optimized for use in many industrial and commercial applications where low
power and low voltage operation are essential. The AT24C164 is available in space
saving 8-lead PDIP and 8-lead JEDEC SOIC packages and is accessed via a two-
wire serial interface. In addition, this device is available in 2.7V (2.7V to 5.5V) and
1.8V (1.8V to 5.5V) versions.
Table 1.
Pin Configurations
Pin Name
Function
A0 - A2
Address Inputs
SDA
Serial Data
SCL
Serial Clock Input
WP
Write Protect
Two-Wire Serial
EEPROM
16K (2048 x 8)
AT24C164
(1)
Note:
1. Not recommended for a
new
design;
refer
to
datasheet. For cascad-
ability features of the
AT24C164
please move to the
AT24C32C
which allows up to eight
devices that may be
addressed on a single
bus system.
Please
AT24C16B
(A0-A2),
device
Rev. 0105J–SEEPR–12/06
8-lead PDIP
1
2
3
4
8
7
6
5
A0
A1
A2
GND
VCC
WP
SCL
SDA
8-lead SOIC
1
2
3
4
8
7
6
5
A0
A1
A2
GND
VCC
WP
SCL
SDA