- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄381405 > AT24C128U2-10UU-1.8 (ATMEL CORP) Two-wire Serial EEPROMs PDF資料下載
參數(shù)資料
| 型號(hào)： | AT24C128U2-10UU-1.8 |
| 廠商： | ATMEL CORP |
| 元件分類(lèi)： | DRAM |
| 英文描述： | Two-wire Serial EEPROMs |
| 中文描述： | 16K X 8 I2C/2-WIRE SERIAL EEPROM, PBGA8 |
| 封裝： | 2.35 X 3.73 MM, 0.75 MM PITCH, GREEN, DBGA-8 |
| 文件頁(yè)數(shù)： | 8/23頁(yè) |
| 文件大?。?/td> | 388K |
| 代理商： | AT24C128U2-10UU-1.8 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)
8
AT24C128/256
0670S–SEEPR–5/06
Figure 2.
Bus Timing (SCL: Serial Clock, SDA: Serial Data I/O
)
Figure 3.
Write Cycle Timing (SCL: Serial Clock, SDA: Serial Data I/O)
Note:
1. The write cycle time t
WR
is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle.
Figure 4.
Data Validity
twr
(1)
STOP
CONDITION
START
CONDITION
WORDn
ACK
8th BIT
SCL
SDA
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AT24C128-W1.8-11 | Two-wire Serial EEPROMs |
| AT24C128W-10SU-1.8 | Two-wire Serial EEPROMs |
| AT24C128W-10SU-2.7 | Two-wire Serial EEPROMs |
| AT24C128-W2.7-11 | Two-wire Serial EEPROMs |
| AT24C128Y1-10YU-1.8 | Two-wire Serial EEPROMs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AT24C128-W1.8-11 | 制造商:ATMEL 制造商全稱(chēng):ATMEL Corporation 功能描述:Two-wire Serial EEPROMs |
| AT24C128W-10SC | 制造商:ATMEL 制造商全稱(chēng):ATMEL Corporation 功能描述:2-Wire Serial EEPROMs |
| AT24C128W-10SC-1.8 | 制造商:ATMEL 制造商全稱(chēng):ATMEL Corporation 功能描述:2-Wire Serial EEPROMs |
| AT24C128W-10SC-2.7 | 制造商:ATMEL 制造商全稱(chēng):ATMEL Corporation 功能描述:2-Wire Serial EEPROMs |
| AT24C128W-10SI | 制造商:ATMEL 制造商全稱(chēng):ATMEL Corporation 功能描述:2-wire Serial EEPROMs |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。