- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381401 > AT24C02A-10SC-2.5 (ATMEL CORP) 2-Wire Serial EEPROM PDF資料下載
參數(shù)資料
| 型號(hào)： | AT24C02A-10SC-2.5 |
| 廠商： | ATMEL CORP |
| 元件分類： | DRAM |
| 英文描述： | 2-Wire Serial EEPROM |
| 中文描述： | 256 X 8 I2C/2-WIRE SERIAL EEPROM, PDSO14 |
| 封裝： | 0.150 INCH, PLASTIC, SOIC-14 |
| 文件頁(yè)數(shù)： | 7/20頁(yè) |
| 文件大?。?/td> | 523K |
| 代理商： | AT24C02A-10SC-2.5 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
7
AT24C02A/04A/08A/16A
5083A–SEEPR–9/04
MEMORY RESET:
After an interruption in protocol, power loss or system reset, any
two-wire part can be reset by following these steps:
1.
Clock up to 9 cycles.
2.
Look for SDA high in each cycle while SCL is high.
3.
Create a start condition as SDA is high.
Figure 4.
Bus Timing
Figure 5.
Write Cycle Timing
Note:
The write cycle time t
WR
is the time from a valid stop condition of a write sequence to the end of the interval clear/write cycle.
t
wr
(1)
STOP
CONDITION
START
CONDITION
WORDn
ACK
8th BIT
SCL
SDA
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AT24C02A-10SC-2.7 | 2-Wire Serial EEPROM |
| AT24C02A-10SI | 2-Wire Serial EEPROM |
| AT24C02A-10SI-2.7 | 2-Wire Serial EEPROM |
| AT24C02A-10TC | 2-Wire Serial EEPROM |
| AT24C02A-10TC-2.5 | 2-Wire Serial EEPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AT24C02A-10SI | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:2-Wire Serial EEPROM |
| AT24C02A-10SI-1.8 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:2-Wire Serial EEPROM |
| AT24C02A-10SI-2.5 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:2-Wire Serial EEPROM |
| AT24C02A-10SI-2.7 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:2-Wire Serial EEPROM |
| AT24C02A-10TC | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:2-Wire Serial EEPROM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。