- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄364724 > AT17N512-10SI (ATMEL CORP) FPGA Configuration Memory PDF資料下載
參數(shù)資料
| 型號： | AT17N512-10SI |
| 廠商： | ATMEL CORP |
| 元件分類： | DRAM |
| 英文描述： | FPGA Configuration Memory |
| 中文描述： | 512K X 1 CONFIGURATION MEMORY, PDSO20 |
| 封裝： | 0.300 INCH, PLASTIC, SOIC-20 |
| 文件頁數(shù)： | 1/18頁 |
| 文件大?。?/td> | 205K |
| 代理商： | AT17N512-10SI |
1
Features
EE Programmable 262,144 x 1-, 524,288 x 1-, 1,048,576 x 1-, 2,097,152 x 1-, and
4,194,304 x 1-bit Serial Memories Designed to Store Configuration Programs for Field
Programmable Gate Arrays (FPGAs)
Available as a 3.3V (±10%) Commercial and Industrial Version
Simple Interface to SRAM FPGAs
Pin Compatible with Xilinx
XC17SXXXA and XC17SXXXXL PROMs
Compatible with Xilinx Spartan
-II, Spartan-IIE and Spartan XL FPGAs in Master Serial
Mode
Very Low-power CMOS EEPROM Process
Available in 6 mm x 6 mm x 1 mm 8-lead LAP (Pin-compatible with 8-lead SOIC/VOIC
Packages), 8-lead PDIP, 8-lead SOIC, 20-lead SOIC and 44-lead TQFP Packages for a
Specific Density
Low-power Standby Mode
High-reliability
– Endurance: Minimum 10 Write Cycles
– Data Retention: 20 Years at 85
°
C
Description
The AT17N series FPGA Configuration EEPROM (Configurators) provide an easy-to-
use, cost-effective configuration memory for Field Programmable Gate Arrays. The
AT17N series device is packaged in the 8-lead LAP, 8-lead PDIP, 8-lead SOIC, 20-lead
SOIC and 44-lead TQFP, see Table 1. The AT17N series Configurators uses a simple
serial-access procedure to configure one or more FPGA devices.
The AT17N series configurators can be programmed with industry-standard program-
mers, Atmel’s ATDH2200E Programming Kit or Atmel’s ATDH2225 ISP Cable and
factory programming.
Note:
1. The 8-lead LAP package has the same footprint as the 8-lead SOIC. Since an 8-
lead SOIC package is not available for the AT17N512/010/002 devices, it is possi-
ble to use an 8-lead LAP package instead.
Table 1.
AT17N Series Packages
Package
AT17N256
AT17N512/
AT17N010
AT17N002
AT17N040
8-lead LAP
–
Yes
Yes
–
8-lead PDIP
Yes
Yes
–
–
8-lead SOIC
Yes
Use 8-lead LAP
(1)
Use 8-lead LAP
(1)
–
20-lead SOIC
Yes
Yes
Yes
–
44-lead TQFP
–
–
Yes
Yes
FPGA
Configuration
Memory
AT17N256
AT17N512
AT17N010
AT17N002
AT17N040
3.3V
System Support
Rev. 3020A–CNFG–05/03
相關PDF資料 |
PDF描述 |
|---|---|
| AT17N002 | GIGATRUE 550 CAT6 PATCH 10 FT, NON BOOT, ORANGE |
| AT17N002-10CC | GIGATRUE 550 CAT6 PATCH 15 FT, NON BOOT, ORANGE |
| AT17N002-10CI | GIGATRUE 550 CAT6 PATCH 20 FT, NON BOOT, ORANGE |
| AT17N002-10SC | GIGATRUE 550 CAT6 PATCH 25 FT, NON BOOT, ORANGE |
| AT17N002-10SI | GIGATRUE 550 CAT6 PATCH 30 FT, NON BOOT, ORANGE |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AT18 | 制造商:Apex Tool Group 功能描述:Wrench;Adjustable;1-1/8in. (29 mm);8in. Long;Black Phosphate Finish;Alloy Steel |
| AT-18.000MAGI-T | 功能描述:18MHz ±30ppm 晶體 16pF 50 歐姆 -40°C ~ 85°C AEC-Q200 表面貼裝 HC49/US 制造商:txc corporation 系列:AT 包裝:帶卷（TR） 零件狀態(tài):有效 類型:MHz 晶體 頻率:18MHz 頻率穩(wěn)定度:±50ppm 頻率容差:±30ppm 負載電容:16pF ESR（等效串聯(lián)電阻）:50 歐姆 工作模式:基諧 工作溫度:-40°C ~ 85°C 等級:AEC-Q200 安裝類型:表面貼裝 封裝/外殼:HC49/US 大小/尺寸:0.449" 長 x 0.189" 寬（11.40mm x 4.80mm） 高度:0.161"（4.10mm） 標準包裝:1,000 |
| AT-18.432MAGQ-T | 功能描述:晶體 18.432MHz 30ppm 10pF -40 to 85C RoHS:否 制造商:AVX 頻率:26 MHz 容差: 頻率穩(wěn)定性:50 PPM 負載電容:8 pF 端接類型:SMD/SMT 封裝 / 箱體:1210 (3225 metric) 工作溫度范圍:- 40 C to + 150 C 尺寸:2.5 mm W x 3.2 mm L x 0.85 mm H 封裝:Reel |
| AT-18.432MAPQ-T | 功能描述:18.432MHz ±30ppm 晶體 10pF 50 歐姆 -40°C ~ 105°C AEC-Q200 表面貼裝 HC49/US 制造商:txc corporation 系列:AT 包裝:帶卷（TR） 零件狀態(tài):有效 類型:MHz 晶體 頻率:18.432MHz 頻率穩(wěn)定度:±50ppm 頻率容差:±30ppm 負載電容:10pF ESR（等效串聯(lián)電阻）:50 歐姆 工作模式:基諧 工作溫度:-40°C ~ 105°C 等級:AEC-Q200 安裝類型:表面貼裝 封裝/外殼:HC49/US 大小/尺寸:0.449" 長 x 0.189" 寬（11.40mm x 4.80mm） 高度:0.161"（4.10mm） 標準包裝:1,000 |
| AT180000150WB | 功能描述:WALL BRACKET 5.90" LONG RoHS:是 類別:盒，外殼，支架 >> 箱 - 配件 系列:Alu-Topline 3D 型號:ESSMF.stp 標準包裝:1 系列:Eclipse 附件類型:支腳 適用于相關產(chǎn)品:Eclipse 系列 |
發(fā)布緊急采購，3分鐘左右您將得到回復。