- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄381396 > AT17LV010A-10JC (ATMEL CORP) FPGA Serial Configuration Memories PDF資料下載
參數(shù)資料
| 型號(hào)： | AT17LV010A-10JC |
| 廠(chǎng)商： | ATMEL CORP |
| 元件分類(lèi)： | DRAM |
| 英文描述： | FPGA Serial Configuration Memories |
| 中文描述： | 1M X 1 CONFIGURATION MEMORY, PQCC20 |
| 封裝： | PLASTIC, MS-018AA, LCC-20 |
| 文件頁(yè)數(shù)： | 4/11頁(yè) |
| 文件大?。?/td> | 134K |
| 代理商： | AT17LV010A-10JC |
AT17C/LV/512A/010A
4
Pin Configurations
Pin Number
(20-Pin PLCC)
Pin Name
Pin Type
Description
2
DATA
Output
Serial data output.
4
DCLK
I/O
Clock output or clock input. Rising edges on DCLK increment the internal address
counter and present the next bit of data to the DATA pin. The counter is incremented
only if the OE input is held high, the nCS input is held low, and all configuration data
has not been transferred to the target device (otherwise, in FPGA 10K master mode,
the DCLK pin drives low).
5
WP1
Input
WRITE PROTECT (1). Used to protect portions of memory during programming. See
programming guide for details.
8
RESET/OE
Input
Output enable (active high) and reset (active low). A low logic level resets the address
counter. A high logic level enables DATA and permits the address counter to count. In
the mode, if this pin is low (reset), the internal oscillator becomes inactive and DCLK
drives low.
9
nCS
Input
Chip select input (active low). A low input allows DCLK to increment the address
counter and enables DATA to drive out. If the AT17A Series is reset with nCS low, the
device initializes as the first device in a daisy-chain. If the AT17A Series is reset with
nCS high, the device initializes as the next AT17A Series device in the chain
10
GND
Ground
A 0.2
μ
F decoupling capacitor should be placed between the V
CC
and GND pins.
12
nCASC
Output
Cascade select output (active low). This output goes low when the address counter
has reached its maximum value. In a daisy-chain of AT17A Series devices, the
nCASC pin of one device is usually connected to the nCS input pin of the next device
in the chain, which permits DCLK to clock data from the next AT17A Series device in
the chain.
A2
Input
Device selection input, A2. This is used to enable (or select) the device during
programming, when SER_EN is Low (see Programming Guide for more details)
15
READY
Output
Open collector reset state indicator. Driven Low during power-up reset, released when
power-up is complete. (Recommend a 4.7K
Pull-up on this pin if used).
18
SER_EN
Input
Serial enable is normally high during FPGA loading operations. Bringing SER_EN
Low, enables the two wire serial interface mode for programming.
20
V
CC
Power
Power pin.
Absolute Maximum Ratings*
Operating Temperature.................................. -55
°
C to +125
°
C
*NOTICE:
Stresses beyond those listed under Absolute Maxi-
mum Ratings may cause permanent damage to the
device. These are stress ratings only, and functional
operation of the device at these or any other condi-
tions beyond those listed under Operating Conditions
is not implied. Exposure to Absolute Maximum Rat-
ings conditions for extended periods of time may
affect device reliability.
Storage Temperature..................................... -65
°
C to +150
°
C
Voltage on Any Pin
with Respect to Ground.............................-0.1V to V
CC
+ 0.5V
Supply Voltage (V
CC
) .........................................-0.5V to +7.0V
Maximum Soldering Temp. (10 s @ 1/16 in.)..................260
°
C
ESD (R
ZAP
= 1.5K, C
ZAP
= 100 pF)................................ 2000V
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AT17LV010A-10JI | FPGA Serial Configuration Memories |
| AT17C65A | FPGA Configuration EEPROM |
| AT17C128A-10JC | FPGA Configuration EEPROM |
| AT17LV128A-10JC | FPGA Configuration EEPROM |
| AT17C128A-10JI | FPGA Configuration EEPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AT17LV010A-10JI | 功能描述:FPGA-配置存儲(chǔ)器 1M-BIT CONFIG EEPROM ALTERA PINOUT-10MHZ RoHS:否 制造商:Altera Corporation 存儲(chǔ)類(lèi)型:Flash 存儲(chǔ)容量:1.6 Mbit 工作頻率:10 MHz 電源電壓-最大:5.25 V 電源電壓-最小:3 V 電源電流:50 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PLCC-20 |
| AT17LV010A-10JI SL383 | 制造商:Atmel Corporation 功能描述:EEPROM SERL-2WIRE 1MBIT 1M X 1 3.3V/5V 20PLCC - Tape and Reel |
| AT17LV010A-10JU | 功能描述:FPGA-配置存儲(chǔ)器 1M-BIT CONFIG EEPROM ALTERA PINOUT-10MHZ RoHS:否 制造商:Altera Corporation 存儲(chǔ)類(lèi)型:Flash 存儲(chǔ)容量:1.6 Mbit 工作頻率:10 MHz 電源電壓-最大:5.25 V 電源電壓-最小:3 V 電源電流:50 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PLCC-20 |
| AT17LV010A-10NC | 制造商:ATMEL 制造商全稱(chēng):ATMEL Corporation 功能描述:FPGA Configuration EEPROM Memory |
| AT17LV010A-10NI | 制造商:ATMEL 制造商全稱(chēng):ATMEL Corporation 功能描述:FPGA Configuration EEPROM Memory |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。