- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381396 > AT17C512A-10JI (ATMEL CORP) FPGA Serial Configuration Memories PDF資料下載
參數(shù)資料
| 型號： | AT17C512A-10JI |
| 廠商： | ATMEL CORP |
| 元件分類： | DRAM |
| 英文描述： | FPGA Serial Configuration Memories |
| 中文描述： | 512K X 1 CONFIGURATION MEMORY, PQCC20 |
| 封裝： | PLASTIC, LCC-20 |
| 文件頁數(shù)： | 2/11頁 |
| 文件大?。?/td> | 134K |
| 代理商： | AT17C512A-10JI |
AT17C/LV/512A/010A
2
Block Diagram
Device Configuration
The control signals for configuration EEPROMs–nCS, OE,
and DCLK–interface directly with the FPGA device control
signals. All FPGA devices can control the entire configura-
tion process and retrieve data from the configuration
EEPROM without requiring an external intelligent control-
ler.
The configuration EEPROM device’s OE and nCS pins
control the tri-state buffer on the DATA output pin and
enable the address counter and the oscillator. When OE is
driven low, the configuration EEPROM device resets the
address counter and tri-states its DATA pin. The nCS pin
controls the output of the AT17A Series. If nCS is held high
after the OE reset pulse, the counter is disabled and the
DATA output pin is tri-stated. When nCS is driven low, the
counter and the DATA output pin are enabled. When OE is
driven low again, the address counter is reset and the
DATA output pin is tri-stated, regardless of the state of the
nCS.
When the configurator has driven out all of its data and
nCASC is driven low, the device tri-states the DATA pin to
avoid contention with other configurators. Upon power-up,
the address counter is automatically reset.
FPGA Device Configuration
FPGA devices can be configured with an AT17A Series
EEPROM. The AT17A Series device stores configuration
data in its EEPROM array and clocks the data out serially
with its internal oscillator. The OE, nCS, and DCLK pins
supply the control signals for the address counter and the
output tri-state buffer. The AT17A Series device sends a
serial bitstream of configuration data to its DATA pin, which
is connected to the DATA0 input pin on the FPGA device.
When configuration data for a FPGA device exceeds the
capacity of a single AT17A Series device, multiple AT17A
Series devices can be serially linked together. When multi-
ple AT17A Series devices are required, the nCASC and
nCS pins provide handshaking between the AT17A Series
devices.
The position of an AT17A Series device in a chain deter-
mines its operation. The first AT17A Series device in a
Configurator chain is powered up or reset with nCS low and
is configured for FPGA devices protocol. This AT17A
Series device supplies all clock pulses to one or more
FPGA devices and to any downstream AT17A Series dur-
ing configuration. The first AT17A Series device also pro-
vides the first stream of data to the FPGA devices during
EEPROM
CELL
MATRIX
ROW
DECODER
COLUMN
DECODER
TC
5
11
24/32
24/32
nCS
DCLK
OE
nCASC
DATA
BIT
COUNTER
OSC
OSC
CONTROL
PROGRAMMING
DATA SHIFT
REGISTER
PROGRAMMING
MODE LOGIC
ROW
ADDRESS
COUNTER
SER_EN
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AT17C010A-10JC | FPGA Serial Configuration Memories |
| AT17C010A-10JI | FPGA Serial Configuration Memories |
| AT17LV010A-10JC | FPGA Serial Configuration Memories |
| AT17LV010A-10JI | FPGA Serial Configuration Memories |
| AT17C65A | FPGA Configuration EEPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AT17C512A-10PC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SERIAL EEPROM|CMOS|DIP|8PIN|PLASTIC |
| AT17C512A-10PI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Configuration EEPROM |
| AT17C65 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:FPGA Configuration E2PROM |
| AT17C65-10CC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SERIAL EEPROM|CMOS|LLCC|8PIN|PLASTIC |
| AT17C65-10CI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Configuration EEPROM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。