- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄381395 > AT17C002A-10QC (ATMEL CORP) FPGA Configuration EEPROM Memory PDF資料下載
參數(shù)資料
| 型號(hào)： | AT17C002A-10QC |
| 廠商： | ATMEL CORP |
| 元件分類(lèi)： | DRAM |
| 英文描述： | FPGA Configuration EEPROM Memory |
| 中文描述： | 2M X 1 CONFIGURATION MEMORY, PQFP32 |
| 封裝： | 1 MM HEIGHT, PLASTIC, TQFP-32 |
| 文件頁(yè)數(shù)： | 11/14頁(yè) |
| 文件大?。?/td> | 242K |
| 代理商： | AT17C002A-10QC |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
11
AT17C/LV002A
2280B
–
08/01
Notes:
1. Preliminary specifications for military operating range only.
2. AC test load = 50 pF.
3. Float delays are measured with 5 pF AC loads. Transition is measured ± 200 mV from steady state active levels.
Notes:
1. Preliminary specifications for military operating range only.
2. AC test load = 50 pF.
3. Float delays are measured with 5 pF AC loads. Transition is measured ± 200 mV from steady state active levels.
AC Characteristics for AT17LV002A
V
CC
= 3.3V ± 5% Commercial/V
CC
= 3.3V ± 5% Industry/Military
Symbol
Description
Commercial
Industrial/Military
(1)
Units
Min
Max
Min
Max
T
OE
(2)
OE to Data Delay
50
55
ns
T
CE
(2)
nCS to Data Delay
55
60
ns
T
CAC
(2)
DCLK to Data Delay
60
65
ns
T
OH
Data Hold From nCS, OE or DCLK
0.0
0
ns
T
DF
(3)
nCS or OE to Data Float Delay
50
50
ns
T
LC
DCLK Low Time Slave Mode
25
25
ns
T
HC
DCLK High Time Slave Mode
25
25
ns
T
SCE
nCS Setup Time to DCLK (to guarantee proper counting)
35
40
ns
T
HCE
nCS Hold Time from DCLK (to guarantee proper
counting)
0
0
ns
T
LOE
OE Low Time (guarantees counter is reset)
20
20
ns
F
MAX
Maximum Input Clock Frequency Slave Mode
15
10
MHz
T
LC
DCLK Low Time Master Mode
30
300
30
300
ns
T
HC
DCLK High Time Master Mode
30
300
30
300
ns
AC Characteristics for AT17LV002A When Cascading
V
CC
= 3.3V ± 5% Commercial/V
CC
= 3.3V ± 5% Industry/Military
Symbol
Description
Commercial
Industrial/Military
(1)
Units
Min
Max
Min
Max
T
CDF
(3)
DCLK to Data Float Delay
50
50
ns
T
OCK
(2)
DCLK to nCASC Delay
50
55
ns
T
OCE
(2)
nCS to nCASC Delay
35
40
ns
T
OOE
(2)
OE to nCASC Delay
35
35
ns
F
MAX
Maximum Input Clock Frequency Slave Mode
12.0
10
MHz
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AT17LV002A-10QC | FPGA Configuration EEPROM Memory |
| AT17C002A-10QI | FPGA Configuration EEPROM Memory |
| AT17C020 | 2M bit FPGA Configuration EEPROM Memory(2M位 FPGA配置EEPROM存儲(chǔ)器) |
| AT17LV020 | 2M bit FPGA Configuration EEPROM Memory(2M位 FPGA配置EEPROM存儲(chǔ)器) |
| AT17C128-10JC | FPGA Configuration E2PROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AT17C002A-10QI | 制造商:ATMEL 制造商全稱(chēng):ATMEL Corporation 功能描述:FPGA Configuration EEPROM Memory |
| AT17C010 | 制造商:ATMEL 制造商全稱(chēng):ATMEL Corporation 功能描述:FPGA Configuration E2PROM Memory |
| AT17C010-10 | 制造商:ATMEL 制造商全稱(chēng):ATMEL Corporation 功能描述:FPGA Configuration E2PROM Memory |
| AT17C010-10CC | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Configuration EEPROM |
| AT17C010-10CI | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Configuration EEPROM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。