- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381394 > AT16646G-20YC (ATMEL CORP) AT16646 Fast Logic 16-Bit Tri-State Register PDF資料下載
參數(shù)資料
| 型號： | AT16646G-20YC |
| 廠商： | ATMEL CORP |
| 元件分類： | 通用總線功能 |
| 英文描述： | AT16646 Fast Logic 16-Bit Tri-State Register |
| 中文描述： | DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56 |
| 封裝： | PLASTIC, SSOP-56 |
| 文件頁數(shù)： | 3/6頁 |
| 文件大?。?/td> | 64K |
| 代理商： | AT16646G-20YC |
Applicable over recommended operating range from T
a
= 0°C to +70°C, V
CC
= 5.0V +/- 5% (unless otherwise noted)
Symbol
Parameter
Test Conditions
(1)
Min
Typ
Max
Units
t
PHL
t
PLH
t
PZH
t
PZL
t
PHZ
tPLZ
t
SK
(1)
t
PHL
(1)
t
PLH
t
su
t
H
Propagation Delay
CL = 50 pF
2.5
ns
Output Enable Time
CL = 50 pF
7.4
ns
Output Disable Time
CL = 50 pF
6.4
ns
Output Skew
CL = 50 pF
0.5
ns
Propagation Delay vs Output Loading
1.3
1.5
ns/100 pF
Set-up Time Bus to Clock
CL = 50 pF
2.0
ns
Hold Time Bus to Clock
CL = 50 pF
2.0
ns
Note:
AT16646G
1. This parameter is guaranteed but not 100% tested.
AC Characteristics
AT16646F
Applicable over recommended operating range from T
a
= 0°C to +70°C, V
CC
= 5.0V +/- 5% (unless otherwise noted)
Symbol
Parameter
Test Conditions
(1)
Min
Typ
Max
Units
t
PHL
t
PLH
t
PZH
t
PZL
t
PHZ
tPLZ
t
SK
(1)
t
PHL
(1)
t
PLH
t
su
Propagation Delay
CL = 50 pF
2.0
ns
Output Enable Time
CL = 50 pF
7.4
ns
Output Disable Time
CL = 50 pF
5.8
ns
Output Skew
CL = 50 pF
0.5
ns
Propagation Delay vs Output Loading
0.9
1.1
ns/100 pF
Set-up Time Bus to Clock
CL = 50 pF
2.0
ns
t
H
Hold Time Bus to Clock
CL = 50 pF
2.0
ns
Note:
Test Circuits
(1,2)
1. This parameter is guaranteed but not 100% tested.
Pulse
Generator
V
IN
V
OUT
D.U.T.
V
CC
R
T
C
L
50 pF
500
7.0V
500
Note:
1. Pulse Generator: Rate
≤
1.0 MHz, t
F
≤
2.5 ns,
t
R
≤
2.5 ns.
2. AC tests are done with a single bit switching, and
timings need to be derated when multiple outputs are
switching in the same direction simultaneously. This
derating should not exceed 0.5 ns for 16 inputs switching
simultaneously.
Test
Switch
Open Drain
Disable Low
Enable Low
Closed
All Other Tests
Definitions:
C
L
= Load capacitance; Includes jig and probe capacitance.
R
T
= Termination resistance; Should be equal to Z
OUT
of the
Pulse Generator.
Open
Switch Position
AT16646
5-23
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AT17C002 | FPGA Configuration EEPROM Memory |
| AT17C002-10BJC | FPGA Configuration EEPROM Memory |
| AT17C002-10BJI | FPGA Configuration EEPROM Memory |
| AT17C002-10CC | FPGA Configuration EEPROM Memory |
| AT17C002-10CI | FPGA Configuration EEPROM Memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AT16646G25XC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC |
| AT16646G25YC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC |
| AT169 BLACK | 制造商:ADVANCE TAPES 功能描述:TAPE CLOTH PCL 50MM X 50M BLACK 制造商:ADVANCE TAPES 功能描述:TAPE, CLOTH, PCL, 50MM X 50M, BLACK |
| AT169 SILVER | 制造商:ADVANCE TAPES 功能描述:TAPE CLOTH PCL 50MM X 50M SILVER 制造商:ADVANCE TAPES 功能描述:TAPE, CLOTH, PCL, 50MM X 50M, SILVER |
| AT169 WHITE | 制造商:ADVANCE TAPES 功能描述:TAPE CLOTH PCL 50MM X 50M WHITE 制造商:ADVANCE TAPES 功能描述:TAPE, CLOTH, PCL, 50MM X 50M, WHITE |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。