參數(shù)資料
型號(hào): ASMP5P23S09A
廠商: Alliance Semiconductor Corporation
英文描述: 3.3V SpreadTrak Zero Delay Buffer
中文描述: 3.3 SpreadTrak零延遲緩沖器
文件頁數(shù): 1/16頁
文件大?。?/td> 206K
代理商: ASMP5P23S09A
ASMP5P23S09A
ASMP5P23S05A
August 2004
rev 2.0
Alliance Semiconductor
2575, Augustine Drive
Santa Clara, CA
Tel: 408.855.4900
Fax: 408.855.4999
www.alsc.com
Notice: The information in this document is subject to change without notice.
PLL
CLKOUT
CLK1
CLK2
CLK3
CLK4
REF
ASM5P23S05A
3.3V
‘SpreadTrak’ Zero Delay Buffer
General Features
10 MHz to 133- MHz operating range, compatible
with CPU and PCI bus frequencies.
Zero input - output propagation delay.
Multiple low-skew outputs.
Output-output skew less than 250 ps.
Device-device skew less than 700 ps.
One input drives 9 outputs, grouped as 4 + 4
+ 1 (ASM5P23S09A).
One input drives 5 outputs (ASM5P23S05A).
Less than 200 ps cycle-to-cycle jitter is compatible
with Pentium
based systems.
Test Mode to bypass PLL (ASM5P23S09A only,
refer Select Input Decoding Table).
Available in 16-pin, 150-mil SOIC, 4.4 mm
TSSOP,
and
150-mil
(ASM5P23S09A) or in 8-pin, 150-mil SOIC
package (ASM5P23S05A).
3.3V
operation,
technology.
‘SpreadTrak’.
SSOP
packages
advanced
0.35μ
CMOS
Functional Description
ASM5P23S09A is a versatile, 3.3V zero-delay buffer
designed to distribute high-speed clocks with Spread
Spectrum capability. It is available in a 16-pin package. The
ASM5P23S05A
is
the
eight-pin
ASM5P23S09A. It accepts one reference input and drives
out five low-skew clocks.
The -1H version of the ASM5P23SXXA operates at up to
version
of
the
133- MHz frequencies, and has higher drive than the -1
devices. All parts have on-chip PLLs that lock to an input
clock on the REF pin. The PLL feedback is on-chip and is
obtained from the CLKOUT pad.
The ASM5P23S09A has two banks of four outputs each,
which can be controlled by the Select inputs as shown in
the Select Input Decoding Table. If all the output clocks are
not required, Bank B can be three-stated. The select input
also allows the input clock to be directly applied to the
outputs for chip and system testing purposes.
Multiple ASM5P23S09A and ASM5P23S05A devices can
accept the same input clock and distribute it. In this case
the skew between the outputs of the two devices is
guaranteed to be less than 700ps.
All outputs have less than 200 ps of cycle-to-cycle jitter.
The input and output propagation delay is guaranteed to be
less than 250 ps, and the output to output skew is
guaranteed to be less than 250ps.
The ASM5P23S09A and the ASM5P23S05A are available
in two different configurations, as shown in the ordering
information table. The ASM5P23SXXA-1 is the base part.
The ASM5P23SXXA-1H is the high drive version of the -1
and its rise and fall times are much faster than -1 part.
Block Diagram
CLKA1
CLKA2
CLKA3
CLKA4
CLKB1
CLKB2
CLKB3
CLKB4
CLKOUT
REF
S1
S2
Select Input
Decoding
MUX
ASM5P23S09A
PLL
相關(guān)PDF資料
PDF描述
AT-45DB081B AT-45DB081B DATA FLASH RELIABILITY DATA
AT_8032 8-bit Embedded Microcontroller Core(8位嵌入式基于工業(yè)標(biāo)準(zhǔn)軟件兼容的微控制器)
AT05SC1602RF 8-bit Microcontroller with 2K EEPROM,Dual Interface,and Advanced Security Features(8位微控制器(帶2K的EEPROM,雙接口和先進(jìn)的安全性能))
AT05SC1602R 8-bit Secure Microcontroller with 2K EEPROM and Advanced Security Features(8位微控制器(帶2K的EEPROM和先進(jìn)的安全性能))
AT05SC1604R 8-bit Secure Microcontroller with 4K EEPROM and Advanced Security Features(8位微控制器(帶4K的EEPROM和先進(jìn)的安全性能))
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ASMP-CWH0-ZDF12 功能描述:LED CHIPLED RA 0603 SMD 制造商:broadcom limited 系列:* 零件狀態(tài):初步 標(biāo)準(zhǔn)包裝:4,000
ASMP-CWH0-ZDFA2 功能描述:LED CHIPLED RA 0603 SMD 制造商:broadcom limited 系列:* 零件狀態(tài):初步 標(biāo)準(zhǔn)包裝:4,000
ASMP-CWH0-ZDFG2 功能描述:LED CHIPLED RA 0603 SMD 制造商:broadcom limited 系列:* 零件狀態(tài):初步 標(biāo)準(zhǔn)包裝:4,000
ASMP-CWH0-ZDFH2 功能描述:LED CHIPLED RA 0603 SMD 制造商:broadcom limited 系列:* 零件狀態(tài):初步 標(biāo)準(zhǔn)包裝:4,000
ASMP-CWH0-ZDFJ2 功能描述:LED CHIPLED RA 0603 SMD 制造商:broadcom limited 系列:* 零件狀態(tài):初步 標(biāo)準(zhǔn)包裝:4,000