- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381388 > ASM706JCPA (ALLIANCE SEMICONDUCTOR CORP) 3/3.3/4.0 V uP Supervisor Circuits PDF資料下載
參數(shù)資料
| 型號： | ASM706JCPA |
| 廠商： | ALLIANCE SEMICONDUCTOR CORP |
| 元件分類： | 電源管理 |
| 英文描述： | 3/3.3/4.0 V uP Supervisor Circuits |
| 中文描述： | 2-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDIP8 |
| 封裝： | PLASTIC, DIP-8 |
| 文件頁數(shù)： | 6/16頁 |
| 文件大小： | 274K |
| 代理商： | ASM706JCPA |
6 of 16
Notice: The information in this document is subject to change without notice
3/3.3/4.0 V μP Supervisor Circuits
ASM706 P/ R/ S/ T/ J
ASM708 R/ S/ T/ J
October 2003
rev 1.0
50ns (V
CC
= 4.5V), the watchdog timer will begin a 1.6
second countdown. Additional transitions at WDI will reset
the watchdog timer and initiate a new countdown sequence.
WDO will also become LOW and remain so, whenever the
supply voltage, V
CC
, falls below the device threshold level.
WDO goes HIGH as soon as V
CC
transitions above the
threshold. There is no minimum pulse width for WDO as
there is for the RESET outputs. If WDI is floated, WDO
essentially acts as a low supply voltage output indicator.
Power-failure Detection With Auxiliary Comparator
All devices have an auxiliary comparator with 1.25V trip point.
The output, PFO, is active LOW and the noninverting input is
PFI. This comparator can be used as a supply voltage
monitor with an external resistor voltage divider. As the
monitored voltage level falls, PFI is reduced causing the PFO
output to go LOW. Normally PFO interrupts the processor so
the system can be shut down in a controlled manner.
Application Information
Bi-directional Reset Pin Interfacing
The ASM706/8 can interface with μP/μC bi-directional reset
pins by connecting a 4.7k
resistor in series with the RESET
output and the μP/μC bi-directional reset pin.
Ensuring the RESET is Valid Down to V
CC
= 0V
When V
CC
falls below 1.2V, the ASM706R/S/T/J and 708R/S/
T/J RESET reset outputs no longer pull down; it becomes
indeterminate. To avoid the possibility that stray charges
could build up and force RESET to the wrong state, a pull-
down resistor should be connected to the RESET pin, thus
draining such charges to ground. The resistor value is not
critical. A100k
resistor will pull RESET to ground without
loading it.
Figure 2: Watchdog timing
0V
Supply Voltage
BUF
Buffered
RESET
V
CC
ASM70x
GND
GND
RESET
RESET
Input
μC or μP
4.7k
Bi-directional I/O Pin
Figure 3: Bi-directional reset pin interfacing
相關PDF資料 |
PDF描述 |
|---|---|
| ASM706ESAF-T | Low Power uP Supervisor Circuits |
| ASM708ESAF-T | Low Power uP Supervisor Circuits |
| ASM706TEPA | 3/3.3/4.0 V uP Supervisor Circuits |
| ASM706TESA | 3/3.3/4.0 V uP Supervisor Circuits |
| ASM708 | Low Power UP Supervisor Circuits |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ASM706JCSA | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:3/3.3/4.0 V uP Supervisor Circuits |
| ASM706JCUA | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:3/3.3/4.0 V uP Supervisor Circuits |
| ASM706JEPA | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:3/3.3/4.0 V uP Supervisor Circuits |
| ASM706JESA | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:3/3.3/4.0 V uP Supervisor Circuits |
| ASM706PCPA | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:3/3.3/4.0 V uP Supervisor Circuits |
發(fā)布緊急采購，3分鐘左右您將得到回復。