- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄223362 > ASM692ACSA 2-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO8 PDF資料下載
參數(shù)資料
| 型號： | ASM692ACSA |
| 元件分類： | 電源管理 |
| 英文描述： | 2-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO8 |
| 封裝： | 0.150 INCH, SOIC-8 |
| 文件頁數(shù)： | 9/15頁 |
| 文件大小： | 549K |
| 代理商： | ASM692ACSA |
ASM690A/692A and ASM802L/802M and ASM805L
Rev. 2 | Page 3 of 15 | www.onsemi.com
Detailed Description
It is important to initialize a microprocessor to a known
state in response to specific events that could create
code execution errors and “l(fā)ock-up”. The reset output of
these supervisory circuits send a reset pulse to the
microprocessor
in
response
to
power-up,
power-
down/power-loss or a watchdog time-out.
RESET/RESET Timing
Power-up reset occurs when a rising VCC reaches the
reset threshold, VRT, forcing a reset condition in which
the reset output is asserted in the appropriate logic state
for the duration of tRS. The reset pulse width, tRS, is
typically around 200ms and is LOW for the ASM690A,
ASM692A, ASM802 and HIGH for the ASM805L. Figure
1 shows the reset pin timing.
Power-
loss or “brown-out” reset occurs when VCC dips
below the reset threshold resulting in a reset assertion for
the duration of tRS. The reset signal remains asserted as
long as VCC is between VRT and 1.1V, the lowest VCC for
which these devices can provide a guaranteed logic-low
output. To ensure logic inputs connected to the ASM690A
/ ASM692A/ASM802 RESET pin are in a known state
when VCC is under 1.1V, a 100kΩ pull-down resistor at
RESET is needed: the logic-high ASM805L will need a
pull-up resistor to VCC.
Watchdog Timer
A Watchdog time-
out reset occurs when a logic “1” or
logic
“0” is continuously applied to the WDI pin for more
than 1.6 seconds. After the duration of the reset interval,
the watchdog timer starts a new 1.6 second timing
interval; the microprocessor must service the watchdog
input by changing states or by floating the WDI pin before
this interval is finished. If the WDI pin is held either HIGH
or LOW, a reset pulse will be triggered every 1.8 seconds
(the 1.6 second timing interval plus the reset pulse width
tRS).
Application Information
Microprocessor Interface
The ASM690 has logic-LOW RESET output while the
ASM805 has an inverted logic-HIGH RESET output.
Microprocessors with bidirectional reset pins can pose a
problem
when
the
supervisory
circuit
and
the
microprocessor output pins attempt to go to opposite
logic states. The problem can be resolved by placing a
4.7kΩ resistor between the RESET output and the
microprocessor reset pin. This is shown in Figure 2.
Since the series resistor limits drive capabilities, the reset
signal to other devices should be buffered.
相關PDF資料 |
PDF描述 |
|---|---|
| ASM8500EUR-25 | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PSSO3 |
| ASM8500EUR-45F-T | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PSSO3 |
| ASMC-QAB2-TAHKE | SINGLE COLOR LED, AMBER, 2.4 mm |
| ASMC-QAB2-TBFHE | SINGLE COLOR LED, AMBER, 2.4 mm |
| ASMC-QAB2-TBKZE | SINGLE COLOR LED, AMBER, 2.4 mm |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ASM692ACSAF | 制造商:PULSECORE 制造商全稱:PulseCore Semiconductor 功能描述:μP Power Supply Supervisor With Battery Backup Switch |
| ASM692AEPA | 制造商:PULSECORE 制造商全稱:PulseCore Semiconductor 功能描述:μP Power Supply Supervisor With Battery Backup Switch |
| ASM692AEPAF | 制造商:PULSECORE 制造商全稱:PulseCore Semiconductor 功能描述:μP Power Supply Supervisor With Battery Backup Switch |
| ASM692AESA | 制造商:PULSECORE 制造商全稱:PulseCore Semiconductor 功能描述:μP Power Supply Supervisor With Battery Backup Switch |
| ASM692AESAF | 制造商:PULSECORE 制造商全稱:PulseCore Semiconductor 功能描述:μP Power Supply Supervisor With Battery Backup Switch |
發(fā)布緊急采購，3分鐘左右您將得到回復。