- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381385 > ASM5I23S08AF-3-16-ST (ALLIANCE SEMICONDUCTOR CORP) 3.3V Zero Delay Buffer PDF資料下載
參數(shù)資料
| 型號： | ASM5I23S08AF-3-16-ST |
| 廠商： | ALLIANCE SEMICONDUCTOR CORP |
| 元件分類： | 時鐘及定時 |
| 英文描述： | 3.3V Zero Delay Buffer |
| 中文描述： | 23S SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
| 封裝： | 0.150 INCH, SOIC-16 |
| 文件頁數(shù)： | 1/18頁 |
| 文件大?。?/td> | 409K |
| 代理商： | ASM5I23S08AF-3-16-ST |
September 2005
rev 1.4
ASM5P23S08A
Alliance Semiconductor
2575 Augustine Drive
Santa Clara, CA
Tel: 408.855.4900
Fax: 408.855.4999
www.alsc.com
Notice: The information in this document is subject to change without notice.
3.3V ‘SpreadTrak’ Zero Delay Buffer
General Features
Zero input - output propagation delay, adjustable by
capacitive load on FBK input.
Multiple configurations - Refer “ASM5P23S08A
Configurations” Table.
Input frequency range: 15MHz to 133MHz
Multiple low-skew outputs.
o
Output-output skew less than 200pS.
o
Device-device skew less than 700pS.
Two banks of four outputs, three-stateable by two
select inputs.
Less than 200pS Cycle-to-cycle jitter
(-1, -1H, -2, -3, -4, -5H).
Available in 16 pin SOIC and TSSOP Packages.
3.3V operation.
Advanced 0.35μ CMOS technology.
Industrial temperature available.
‘SpreadTrak’.
o
Functional Description
ASM5P23S08A is a versatile, 3.3V zero-delay buffer
designed to distribute high-speed clocks. It is available in a
16 pin package. The part has an on-chip PLL, which locks
to an input clock, presented on the REF pin. The PLL
feedback is required to be driven to FBK pin, and can be
obtained from one of the outputs. The input-to-output
propagation delay is guaranteed to be less than 250pS,
and the output-to-output skew is guaranteed to be less than
200pS.
The ASM5P23S08A has two banks of four outputs each,
which can be controlled by the select inputs as shown in
the
Select Input Decoding Table
. The select input also
allows the input clock to be directly applied to the outputs
for chip and system testing purposes.
Multiple ASM5P23S08A devices can accept the same input
clock and distribute it. In this case the skew between the
outputs of the two devices is guaranteed to be less than
700pS.
The
ASM5P23S08A
is
available
configurations
(Refer
“ASM5P23S08A
Table). The ASM5P23S08A-1 is the base part, where the
output frequencies equal the reference if there is no
counter in the feedback path. The ASM5P23S08A-1H is
the high-drive version of the -1 and the rise and fall times
on this device are faster.
The ASM5P23S08A-2 allows the user to obtain 2X and 1X
frequencies on each output bank. The exact configuration
and output frequencies depends on which output drives the
feedback pin. The ASM5P23S08A-3 allows the user to
obtain 4X and 2X frequencies on the outputs.
The ASM5P23S08A-4 enables the user to obtain 2X clocks
on all outputs. Thus, the part is extremely versatile, and
can be used in a variety of applications.
The ASM5P23S08A-5H is a high-drive version with REF/2
on both banks
in
five
Configurations
different
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ASM5P23S08AF-3-16-TR | 3.3V Zero Delay Buffer |
| ASM5I23S08AF-3-16-TR | 3.3V Zero Delay Buffer |
| ASM5P23S08AF-3-16-TT | 3.3V Zero Delay Buffer |
| ASM5I23S08AF-3-16-TT | 3.3V Zero Delay Buffer |
| ASM5P23S08AF-4-16-SR | 3.3V Zero Delay Buffer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ASM5I23S08AF-3-16-TR | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:3.3V Zero Delay Buffer |
| ASM5I23S08AF-3-16-TT | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:3.3V Zero Delay Buffer |
| ASM5I23S08AF-4-16-SR | 制造商:PULSECORE 制造商全稱:PulseCore Semiconductor 功能描述:3.3V ‘SpreadTrak’ Zero Delay Buffer |
| ASM5I23S08AF-4-16-ST | 制造商:PULSECORE 制造商全稱:PulseCore Semiconductor 功能描述:3.3V ‘SpreadTrak’ Zero Delay Buffer |
| ASM5I23S08AF-4-16-TR | 制造商:PULSECORE 制造商全稱:PulseCore Semiconductor 功能描述:3.3V ‘SpreadTrak’ Zero Delay Buffer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。