- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄381379 > ASM5I2304BF-2-08-SR (ALLIANCE SEMICONDUCTOR CORP) 3.3V Zero Delay Buffer PDF資料下載
參數(shù)資料
| 型號(hào)： | ASM5I2304BF-2-08-SR |
| 廠商： | ALLIANCE SEMICONDUCTOR CORP |
| 元件分類(lèi)： | 時(shí)鐘及定時(shí) |
| 英文描述： | 3.3V Zero Delay Buffer |
| 中文描述： | 2304 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| 封裝： | 0.150 INCH, ROHS COMPLIANT, SOIC-8 |
| 文件頁(yè)數(shù)： | 1/13頁(yè) |
| 文件大小： | 376K |
| 代理商： | ASM5I2304BF-2-08-SR |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)
September 2005
rev 0.5
ASM5P2304B
Alliance Semiconductor
2575 Augustine Drive
Santa Clara, CA
Tel: 408.855.4900
Fax: 408.855.4999
www.alsc.com
Notice: The information in this document is subject to change without notice.
3.3V Zero Delay Buffer
Features
Zero input - output propagation delay, adjustable
by capacitive load on FBK input.
Multiple configurations - Refer “ASM5P2304B
Configurations Table”.
Input frequency range: 4MHz to 20MHz
Multiple low-skew outputs.
Output-output skew less than 200pS.
Device-device skew less than 500pS.
Two banks of four outputs.
Less than 200pS Cycle-to-Cycle jitter
(-1, -1H, -2, -2H).
Available in space saving, 8-pin 150 mil SOIC
Package.
3.3V operation.
Advanced 0.35μ CMOS technology.
Industrial temperature available
.
Functional Description
ASM5P2304B is a versatile, 3.3V zero-delay buffer
designed
to
distribute
high-speed
workstation, datacom, telecom and other high-performance
applications. It is available in an 8 pin package. The part
Block Diagram
clocks
in
PC,
has an on-chip PLL, which locks to an input clock,
presented on the REF pin. The PLL feedback is required to
be driven to FBK pin, and can be obtained from one of the
outputs.
The
input-to-output
guaranteed to be less than 250pS, and the output-to-output
skew is guaranteed to be less than 200pS.
The ASM5P2304B has two banks of two outputs each.
Multiple ASM5P2304B devices can accept the same input
clock and distribute it. In this case the skew between the
outputs of the two devices is guaranteed to be less than
500pS.
The
ASM5P2304B
is
available
configurations (Refer “ASM5P2304B Configurations Table).
The ASM5P2304B-1 is the base part, where the output
frequencies equal the reference if there is no counter in the
feedback path. The ASM5P2304B-1H is the high-drive
version of the -1 and the rise and fall times on this device
are much faster. The ASM5P2304B-2 allows the user to
obtain REF and 1/2X or 2X frequencies on each output
bank. The exact configuration and output frequencies
depend on which output drives the feedback pin.
propagation
delay
is
in
two
different
/2
PLL
CLKA1
FBK
CLKA2
CLKB1
CLKB2
REF
Extra Divider (-2)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ASM5P2304BF-2-08-ST | 3.3V Zero Delay Buffer |
| ASM5I2304BF-2-08-ST | 3.3V Zero Delay Buffer |
| ASM5P2304BF-2H-08-ST | 3.3V Zero Delay Buffer |
| ASM5I2304BF-2H-08-ST | 3.3V Zero Delay Buffer |
| ASM5I2304B-1-08-SR | 3.3V Zero Delay Buffer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ASM5I2304BF-2-08-ST | 制造商:ALSC 制造商全稱(chēng):Alliance Semiconductor Corporation 功能描述:3.3V Zero Delay Buffer |
| ASM5I2304BF-2H-08-SR | 制造商:ALSC 制造商全稱(chēng):Alliance Semiconductor Corporation 功能描述:3.3V Zero Delay Buffer |
| ASM5I2304BF-2H-08-ST | 制造商:ALSC 制造商全稱(chēng):Alliance Semiconductor Corporation 功能描述:3.3V Zero Delay Buffer |
| ASM5I2304BG-1-08-SR | 制造商:ALSC 制造商全稱(chēng):Alliance Semiconductor Corporation 功能描述:3.3V Zero Delay Buffer |
| ASM5I2304BG-1-08-ST | 制造商:ALSC 制造商全稱(chēng):Alliance Semiconductor Corporation 功能描述:3.3V Zero Delay Buffer |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。