- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381376 > ASM5CVF857-56BT (ALLIANCE SEMICONDUCTOR CORP) 2.5V Wide-Range Frequency Clock Driver (60MHz - 200MHz) PDF資料下載
參數(shù)資料
| 型號： | ASM5CVF857-56BT |
| 廠商： | ALLIANCE SEMICONDUCTOR CORP |
| 元件分類： | 時鐘及定時 |
| 英文描述： | 2.5V Wide-Range Frequency Clock Driver (60MHz - 200MHz) |
| 中文描述： | PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA56 |
| 封裝： | BGA-56 |
| 文件頁數(shù)： | 9/15頁 |
| 文件大?。?/td> | 225K |
| 代理商： | ASM5CVF857-56BT |
August 2004
ASM5CVF857
rev 1.2
2.5V Wide-Range Frequency Clock Driver (60 MHz
– 200 MHz)
9 of 15
Notice: The information in this document is subject to change without notice.
Switching Characteristics**
Parameter
Symbol
Conditions
Min
Typ
Max
Units
Low-to-high level propagation delay time
t
PLH
*
CLK_IN to any output
3.5
ns
High-to-low level propagation delay time
t
PHL
*
CLK_IN to any output
3.5
ns
Output enable time
t
en
PDB to any output
3
ns
Output disable time
t
dis
PDB to any output
3
ns
Period Jitter
t
jit(per)
100MHz to 200MHz
-30
30
ps
Half-period jitter
t
jit(hper)
100MHz to 200MHz
-75
75
ps
Input clock slew rate
t
sl(I)
1
4
v/ns
Output clock slew rate
t
sl(o)
100/133/167/200 MHz
1
2
v/ns
Cycle-to-cycle jitter
t
cyc
-t
cyc
100 MHz to 200MHz
-50
50
ps
Static phase offset
t
(phase error)
#
-50
0
50
ps
Output-to-output skew
t
skew
40
60
ps
The PLL on the ASM5CVF857 is capable of meeting all the above parameters while supporting SSC synthesizers with
the following parameters.
SSC modulation frequency
30.00
50.00
kHz
SSC clock input frequency deviation
0.00
-0.50
%
PLL loop bandwidth
2
MHz
Phase angle
-0.031
°
*: Refers to transition on non-inverting output in PLL bypass mode.
#: Static phase offset does not include jitter.
** T
A
= 0
85úC. Supply voltage AV
DD
, V
DD
=2.5V ± 0.2V (unless otherwise stated).
Note: While the pulse skew is almost constant over frequency, the duty cycle error increases at higher frequencies. This
is due to the formula: duty cycle = t
WH
/tC where the cycle (t
C
) decreases as the frequency goes up.
Note: Switching characteristics guaranteed for application frequency range.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ASM5I9350G-32-ET | Mechanism, high speed, ELM w/latch lever |
| ASM5I9350G-32-LT | Mechanism, 2-inch, front feed, w/ manual knob, platen detect & cutter (full cut) |
| ASM5I9350 | 3.3V 1:10 LVCMOS PLL Clock Generator |
| ASM5I9350-32-ET | 3.3V 1:10 LVCMOS PLL Clock Generator |
| ASM5I9350-32-LT | 3.3V 1:10 LVCMOS PLL Clock Generator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ASM5I2304A-1-08-SR | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:3.3 V Zero Delay Buffer |
| ASM5I2304A-1-08-ST | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:3.3 V Zero Delay Buffer |
| ASM5I2304A-1H-08-SR | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:3.3 V Zero Delay Buffer |
| ASM5I2304A-1H-08-ST | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:3.3 V Zero Delay Buffer |
| ASM5I2304A-2-08-SR | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:3.3 V Zero Delay Buffer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。