- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381376 > ASM5CVF857-56BR (ALLIANCE SEMICONDUCTOR CORP) 2.5V Wide-Range Frequency Clock Driver (60MHz - 200MHz) PDF資料下載
參數(shù)資料
| 型號(hào)： | ASM5CVF857-56BR |
| 廠商： | ALLIANCE SEMICONDUCTOR CORP |
| 元件分類： | 時(shí)鐘及定時(shí) |
| 英文描述： | 2.5V Wide-Range Frequency Clock Driver (60MHz - 200MHz) |
| 中文描述： | PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA56 |
| 封裝： | BGA-56 |
| 文件頁(yè)數(shù)： | 7/15頁(yè) |
| 文件大小： | 225K |
| 代理商： | ASM5CVF857-56BR |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)
August 2004
ASM5CVF857
rev 1.2
Recommended Operating Conditions
2.5V Wide-Range Frequency Clock Driver (60 MHz
– 200 MHz)
7 of 15
Notice: The information in this document is subject to change without notice.
T
A
= 0°C to 85°C. Supply voltage AV
DD
and V
DD
=2.5V ± 0.2V (unless otherwise stated).
Parameter**
Symbol
Conditions
Min
Typ
Max
Unit
Supply Voltage
V
DD
, A
VDD
2.3
2.5
2.7
V
Low level input
voltage
V
IL
CLK_INT, CLK_INC, FB_INT,
FB_INC
0.4
V
DD
/2 - 0.18
V
V
IH
CLK_INT, CLK_INC, FB_INT,
FB_INC
V
DD
/2 + 0.18
2.1
V
High level input
voltage
PDB
1.7
V
DD
+ 0.3
V
DC input signal
voltage
#
V
IN
-0.3
V
DD
+ 0.3
V
V
ID
DC: CLK_INT, CLK_INC, FB_INT,
FB_INC
0.36
V
DD
+ 0.6
V
Differential input
signal voltage
$
AC: CLK_INT, CLK_INC, FB_INT,
FB_INC
0.7
V
DD
+ 0.6
V
Output differential
cross voltage
@
V
OX
V
DD
/2 - 0.15
V
DD
/2 + 0.15
V
Input differential
cross voltage
V
IX
V
DD
/2 - 0.2
V
DD
/2 + 0.2
V
High-level output
current
I
OH
-12
mA
Low-level output
current
I
OL
12
mA
Operating free-air
temperature
T
A
0
85
°C
**: Unused inputs must be held high or low to prevent them from floating.
#: DC input signal voltage specifies the allowable DC execution of differential
$: Differential inputs signal voltages specify the differential voltage [VTR-VCP] required for switching where VTR is the true input
level and VCT is the complementary input level.
@: Differential cross-point voltage is expected to track variations of V
DD
and is the voltage at which the differential signal must be
crossing.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ASM5CVF857-56BT | 2.5V Wide-Range Frequency Clock Driver (60MHz - 200MHz) |
| ASM5I9350G-32-ET | Mechanism, high speed, ELM w/latch lever |
| ASM5I9350G-32-LT | Mechanism, 2-inch, front feed, w/ manual knob, platen detect & cutter (full cut) |
| ASM5I9350 | 3.3V 1:10 LVCMOS PLL Clock Generator |
| ASM5I9350-32-ET | 3.3V 1:10 LVCMOS PLL Clock Generator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ASM5CVF857-56BT | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V Wide-Range Frequency Clock Driver (60MHz - 200MHz) |
| ASM5I2304A-1-08-SR | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:3.3 V Zero Delay Buffer |
| ASM5I2304A-1-08-ST | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:3.3 V Zero Delay Buffer |
| ASM5I2304A-1H-08-SR | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:3.3 V Zero Delay Buffer |
| ASM5I2304A-1H-08-ST | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:3.3 V Zero Delay Buffer |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。