- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381362 > ASM2I3807AHG-20-ST (ALLIANCE SEMICONDUCTOR CORP) Circular Connector; No. of Contacts:3; Series:MS27468; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:9; Circular Contact Gender:Pin; Circular Shell Style:Jam Nut Receptacle; Insert Arrangement:9-98 RoHS Compliant: No PDF資料下載
參數(shù)資料
| 型號： | ASM2I3807AHG-20-ST |
| 廠商： | ALLIANCE SEMICONDUCTOR CORP |
| 元件分類： | 時鐘及定時 |
| 英文描述： | Circular Connector; No. of Contacts:3; Series:MS27468; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:9; Circular Contact Gender:Pin; Circular Shell Style:Jam Nut Receptacle; Insert Arrangement:9-98 RoHS Compliant: No |
| 中文描述： | 3807 SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20 |
| 封裝： | 0.300 INCH, GREEN, SOIC-20 |
| 文件頁數(shù)： | 1/19頁 |
| 文件大?。?/td> | 692K |
| 代理商： | ASM2I3807AHG-20-ST |
June 2005
rev 0.2
ASM2P3807AH
Alliance Semiconductor
2575, Augustine Drive
Santa Clara, CA
Tel: 408.855.4900
Fax: 408.855.4999
www.alsc.com
Notice: The information in this document is subject to change without notice.
3.3V CMOS 1-TO-10 CLOCK DRIVER
Features
0.5 MICRON CMOS Technology
Guaranteed low skew < 350pS (max.)
Very low duty cycle distortion < 350pS (max.)
High speed: propagation delay < 3nS (max.)
Very low CMOS power levels
TTL compatible inputs and outputs
1:10 fanout
Maximum output rise and fall time < 1.5nS (max.)
Low input capacitance: 4.5pF typical
Operates with 3.3V ± 0.3V Supply
Inputs can be driven from 3.3V or 5V components
Available in SSOP, SOIC, and QSOP Packages
Block Diagram
Product Description
The ASM2P3807AH 3.3V clock driver is built using
advanced dual metal CMOS technology. This low skew
clock driver offers 1:10 fanout. The large fanout from a
single input reduces loading on the preceding driver and
provides an efficient clock distribution network. The
ASM2P3807AH offers low capacitance inputs with
hysteresis for improved noise margins. Multiple power and
grounds reduce noise. Typical applications are clock and
signal distribution.
O1
O2
O3
O4
O5
O6
O7
O8
O9
O10
IN
相關PDF資料 |
PDF描述 |
|---|---|
| ASM2I9940L | Low Voltage 1:18 Clock Distribution Chip |
| ASM2I9940L-32-ER | Low Voltage 1:18 Clock Distribution Chip |
| ASM2I9940L-32-ET | Low Voltage 1:18 Clock Distribution Chip |
| ASM2I9940L-32-LR | Low Voltage 1:18 Clock Distribution Chip |
| ASM2I9940L-32-LT | CAP 2500UF 100V ELECT SCREW TERM |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ASM2I5T905AF-28TR | 制造商:PULSECORE 制造商全稱:PulseCore Semiconductor 功能描述:2.5V Single Data Rate 1:5 Clock Buffer Terabuffer |
| ASM2I5T905AF-28TT | 制造商:PULSECORE 制造商全稱:PulseCore Semiconductor 功能描述:2.5V Single Data Rate 1:5 Clock Buffer Terabuffer |
| ASM2I5T905AG-28TR | 制造商:PULSECORE 制造商全稱:PulseCore Semiconductor 功能描述:2.5V Single Data Rate 1:5 Clock Buffer Terabuffer |
| ASM2I5T905AG-28TT | 制造商:PULSECORE 制造商全稱:PulseCore Semiconductor 功能描述:2.5V Single Data Rate 1:5 Clock Buffer Terabuffer |
| ASM2I5T9070AF-48TR | 制造商:PULSECORE 制造商全稱:PulseCore Semiconductor 功能描述:2.5V Single Data Rate 1:10 Clock Buffer Terabuffer |
發(fā)布緊急采購，3分鐘左右您將得到回復。