
July 2004
AS91L1006BU
PIN NAME
PIN
TYPE
PIN
NUMBER
LQFP
67
PIN
NUMBER
FPBGA
E8
DESCRIPTION
Stable state
after port/reset
LSP5_TDO
OUT
IEEE1149.1 Test Data Out on LSP 5
when PASS_THRU_ENABLE is
HIGH.
Pin is in Pass-Through mode when
PASS_THRU_ENABLE = 0 and
PASS_THRU_SEL[2:0] = 100.
This pin is tri-stated for all other
combinations.
IEEE1149.1 Test Data In on LSP 5
when PASS_THRU_ENABLE is
HIGH.
Pin is in Pass-Through mode when
PASS_THRU_ENABLE = 0 and
PASS_THRU_SEL[2:0] = 100.
IEEE1149.1 Test Reset on LSP 5
when PASS_THRU_ENABLE is
HIGH.
Pin is in Pass-Through mode when
PASS_THRU_ENABLE = 0 and
PASS_THRU_SEL[2:0] = 100.
This pin is tri-stated for all other
combinations.
Flash, Memory Auto-Write on LSP 5
when PASS_THRU_ENABLE is
HIGH.
Pin is in Pass-Through mode when
PASS_THRU_ENABLE = 0 and
PASS_THRU_SEL[2:0] = 100;
PRIM_AutoWR is routed to output.
This pin is tri-stated for all other
combinations.
PASS_THRU Debug Enable Output
on LSP 5.
Active low output when
PASS_THRU_ENABLE = 0 and
PASS_THRU_SEL[2:0] = 100.
This pin is high for all other
combinations.
Logic '1'
LSP5_TDI
IN
68
E7
LSP5_TRST
OUT
72
C9
Buffered version
of signal present
on primary TRST
LSP5_AutoWR
OUT
71
D8
Logic '1'
LSP5_DE
75
C10
Logic '1'
www.alsc.com
Alliance Semiconductor
16
2003, 2004 Copyright Alliance Semconductor Corporation. All Rights reserved.