• <big id="dyikp"><table id="dyikp"><acronym id="dyikp"></acronym></table></big>
    <small id="dyikp"></small>
      <small id="dyikp"></small>
        參數(shù)資料
        型號(hào): AS91L1002E40L100IG
        廠商: Electronic Theatre Controls, Inc.
        英文描述: The AS91L1006BU is a one to 6-port JTAG gateway
        中文描述: 該AS91L1006BU是一個(gè)6口的JTAG網(wǎng)關(guān)
        文件頁數(shù): 17/28頁
        文件大小: 415K
        代理商: AS91L1002E40L100IG
        July 2004
        AS91L1006BU
        PIN NAME
        PIN
        TYPE
        PIN
        NUMBER
        LQFP
        61
        PIN
        NUMBER
        FPBGA
        F10
        DESCRIPTION
        Stable state
        after port/reset
        LSP6_TCK
        OUT
        IEEE1149.1 Test Clock on LSP 6
        when PASS_THRU_ENABLE is
        HIGH.
        Pin is in Pass-Through mode when
        PASS_THRU_ENABLE = 0 and
        PASS_THRU_SEL[2:0] = 101.
        This pin is tri-stated for all other
        combinations.
        IEEE1149.1 Test Mode Select on
        LSP 6 when PASS_THRU_ENABLE
        is HIGH.
        Pin is in Pass-Through mode when
        PASS_THRU_ENABLE = 0 and
        PASS_THRU_SEL[2:0] = 101.
        This pin is tri-stated for all other
        combinations.
        IEEE1149.1 Test Data Out on LSP 6
        when PASS_THRU_ENABLE is
        HIGH.
        Pin is in Pass-Through mode when
        PASS_THRU_ENABLE = 0 and
        PASS_THRU_SEL[2:0] = 101.
        This pin is tri-stated for all other
        combinations.
        IEEE1149.1 Test Data In on LSP 6
        when PASS_THRU_ENABLE is
        HIGH.
        Pin is in Pass-Through mode when
        PASS_THRU_ENABLE = 0 and
        PASS_THRU_SEL[2:0] = 101.
        IEEE1149.1 Test Reset on LSP 5
        when PASS_THRU_ENABLE is
        HIGH.
        Pin is in Pass-Through mode when
        PASS_THRU_ENABLE = 0 and
        PASS_THRU_SEL[2:0] = 101.
        This pin is tri-stated for all other
        combinations.
        Buffered version
        of signal present
        on primary TCK
        LSP6_TMS
        OUT
        60
        F9
        Logic '1'
        LSP6_TDO
        OUT
        57
        G10
        Logic '1'
        LSP6_TDI
        IN
        58
        G8
        LSP6_TRST
        OUT
        64
        E9
        Buffered version
        of signal present
        on primary TRST
        www.alsc.com
        Alliance Semiconductor
        17
        2003, 2004 Copyright Alliance Semconductor Corporation. All Rights reserved.
        相關(guān)PDF資料
        PDF描述
        AS91L1002S10F100C RES 47.0K 1% 0.1W 0603
        AS91L1002S10F100CF The AS91L1006BU is a one to 6-port JTAG gateway
        AS91L1002S10F100CG The AS91L1006BU is a one to 6-port JTAG gateway
        AS91L1002S10F100I The AS91L1006BU is a one to 6-port JTAG gateway
        AS91L1002S10F100IF The AS91L1006BU is a one to 6-port JTAG gateway
        相關(guān)代理商/技術(shù)參數(shù)
        參數(shù)描述
        AS91L1002S10F100C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:The AS91L1006BU is a one to 6-port JTAG gateway
        AS91L1002S10F100CF 制造商:未知廠家 制造商全稱:未知廠家 功能描述:The AS91L1006BU is a one to 6-port JTAG gateway
        AS91L1002S10F100CG 制造商:未知廠家 制造商全稱:未知廠家 功能描述:The AS91L1006BU is a one to 6-port JTAG gateway
        AS91L1002S10F100I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:The AS91L1006BU is a one to 6-port JTAG gateway
        AS91L1002S10F100IF 制造商:未知廠家 制造商全稱:未知廠家 功能描述:The AS91L1006BU is a one to 6-port JTAG gateway