- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄253904 > AS8S512K32P-20L/SPACE (AUSTIN SEMICONDUCTOR INC) 512K X 32 MULTI DEVICE SRAM MODULE, 20 ns, CPGA66 PDF資料下載
參數(shù)資料
| 型號(hào)： | AS8S512K32P-20L/SPACE |
| 廠商： | AUSTIN SEMICONDUCTOR INC |
| 元件分類(lèi)： | SRAM |
| 英文描述： | 512K X 32 MULTI DEVICE SRAM MODULE, 20 ns, CPGA66 |
| 封裝： | PGA-66 |
| 文件頁(yè)數(shù)： | 12/13頁(yè) |
| 文件大?。?/td> | 191K |
| 代理商： | AS8S512K32P-20L/SPACE |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)
SRAM
AS8S512K32
& AS8S512K32A
Austin Semiconductor, Inc.
AS8S512K32 & AS8S512K32A
Rev. 5.0 5/03
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.
8
7. At any given temperature and voltage condition,
t
HZCS, is less than tLZCS, and tHZWE is less than tLZWE.
8. WE\ is HIGH for READ cycle.
9. Device is continuously selected. Chip selects and output
enable are held in their active state.
10. Address valid prior to or coincident with latest occurring
chip enable.
11. t
RC= READ cycle time.
12. Chip enable (CS\) and write enable (WE\) can initiate and
terminate a WRITE cycle.
13. I
CC is for 32 bit mode.
NOTES
1. All voltages referenced to V
SS (GND).
2. -2V for pulse width <20ns.
3. ICC is dependent on output loading and cycle rates.
The specified value applies with the outputs
4. This parameter guaranteed but not tested.
5. Test conditions as specified with output loading as
shown in Fig. 1 unless otherwise noted.
6. t
HZCS, tHZOE and tHZWE are specified with CL= 5pF as in Fig. 2.
Transition is measured +/- 200 mV typical from steady state
voltage, allowing for actual tester RC time constant.
RC(MIN)
unloaded, and f=
HZ.
t
1
LOW V
CC DATA RETENTION WAVEFORM
LOW POWER CHARACTERISTICS (L Version Only)
DESCRIPTION
SYMBOL
MIN
MAX
UNITS
NOTES
VCC for Retention Data
VDR
2V
VCC = 2V
ICCDR
20
mA
VCC = 3V
ICCDR
28*
mA
Chip Deselect to Data
Retention Time
tCDR
0ns
4
Operation Recovery Time
tR
tRC
ns
4, 11
Data Retention Current
All Inputs @ Vcc + 0.2V
or Vss + 0.2V,
CS\ = Vcc + 0.2V
CONDITIONS
123456789012345678
12345
12345678
123456789012345678
12345
12345678
DATA RETENTION MODE
4.5V
V
DR>2V
V
DR
tCDR
tR
V
CC
CS\ 1-4
* -12 and -15 have a 32mA limit.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ATL80/75-256QM | FPGA, 45000 GATES |
| ATL80/75-256VM | FPGA, 45000 GATES |
| A1280-PG176M | FPGA, 1232 CLBS, 8000 GATES, 39 MHz, CPGA176 |
| A1280-CQ172E | FPGA, 1232 CLBS, 8000 GATES, 39 MHz, CQFP172 |
| A1280-CQ172M | FPGA, 1232 CLBS, 8000 GATES, 39 MHz, CQFP172 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AS8S512K32P-25 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:x32 SRAM Module |
| AS8S512K32P-25/883C | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:x32 SRAM Module |
| AS8S512K32P-25/AT | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:x32 SRAM Module |
| AS8S512K32P-25/CT | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:x32 SRAM Module |
| AS8S512K32P-25/IT | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:x32 SRAM Module |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。