- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381353 > AS80SSTVF16859-64TT (ALLIANCE SEMICONDUCTOR CORP) DDR 13-Bit to 26-Bit Registered Buffer PDF資料下載
參數(shù)資料
| 型號： | AS80SSTVF16859-64TT |
| 廠商： | ALLIANCE SEMICONDUCTOR CORP |
| 元件分類： | 通用總線功能 |
| 英文描述： | DDR 13-Bit to 26-Bit Registered Buffer |
| 中文描述： | SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO64 |
| 封裝： | 0.240 INCH, 0.50 MM PITCH, TSSOP-64 |
| 文件頁數(shù)： | 8/13頁 |
| 文件大?。?/td> | 122K |
| 代理商： | AS80SSTVF16859-64TT |
AS80SSTVF16859
8/6/03, v.0.10
Alliance Semiconductor
P. 8 of 13
Timing Requirements
(Over recommended operating free-air temperature range, unless otherwise noted.)
Guaranteed by design. Not 100% tested in production
*
This parameter is not necessarily production tested..
Switching Characteristics - DDRI / DDR333 (PC1600, PC2100, PC2700)
(Over recommended operating free-air temperature range unless otherwise noted.)
Switching Characteristics - DDRI-400 (PC3200)
(Over recommended operating free-air temperature range unless otherwise noted.)
Symbol
f
CLOCK
t
W
t
ACT
*
t
INACT
*
Parameters
V
DDQ
= 2.5V±0.2V
Min
V
DDQ
= 2.6V±0.1V
Min
Units
Max
200
22
22
Max
270
22
22
Clock frequency
Pulse duration, CK, CKLB high or low
Differential inputs active time
1
Differential inputs inactive time
2
Setup time, fast slew rate
3,5
Setup time, slow slew rate
4,5
Hold time, fast slew rate
3,5
Hold time, slow slew rate
4,5
MHz
ns
ns
ns
ns
2.5
2.5
1 Data inputs must be low a minimum time of t
ACT
max, after RESETB is taken high
2 Data and clock inputs must be held at valid levels (not floating) a minimum time of t
INACT
max, after RESETB is taken low
3 For data signal input slew rate > 1 V/ns
4 For data signal input slew rte > 0.5 V/ns and < 1 V/ns
5 CLK, CLKB signals iput slew rates are > 1 V/ns
t
S
Data before CLK
↑
,
CLKB
↓
0.75
0.9
0.75
0.9
0.4
0.6
0.4
0.6
ns
ns
t
h
Data after CLK
↑
,
CLKB
↓
ns
Symbol
f
max
From (input)
To (output)
VDD = 2.5 V ± 0.2 V
Min
Typ
200
1.1
1.1
–
Units
MHz
ns
ns
ns
Max
–
2.8
2.8
5.0
–
t
PD
CLK, CLKB (TSSOP)
CLK, CLKB (VFQFN[MLF2])
RESETB
Q
Q
Q
t
phl
–
Symbol
f
max
t
PD
t
PDSS
t
phl
From (input)
To (output)
VDD = 2.6 V ± 0.1 V
Min
Typ
210
1.1
Units
MHz
ns
ns
ns
Max
CLK, CLKB (VFQFN[MLF2])
Simultaneous switching
Q
Q
Q
2.2
2.48
3.5
RESETB
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AS80SSTVF16859 | DDR 13-Bit to 26-Bit Registered Buffer |
| AS8201 | TTP/C-C1 Communications Controller |
| AS8202 | TTP/C-C2 Communication Controller |
| AS8401 | ER 20C 20#16 SKT RECP |
| AS8410 | PWM DC Motor Regulator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AS8118 | 制造商:AMSCO 制造商全稱:austriamicrosystems AG 功能描述:Single Phase Instantaneous Energy Metering IC with On-Chip Calibration, Stepper Motor Drive and LED Output |
| AS8118_1 | 制造商:AMSCO 制造商全稱:austriamicrosystems AG 功能描述:Single Phase Instantaneous Energy Metering IC with On-Chip Calibration, Stepper Motor Drive and LED Output |
| AS8118D18 | 制造商:AMSCO 制造商全稱:austriamicrosystems AG 功能描述:Single Phase Instantaneous Energy Metering IC with On-Chip Calibration, Stepper Motor Drive and LED Output |
| AS8118S18 | 制造商:AMSCO 制造商全稱:austriamicrosystems AG 功能描述:Single Phase Instantaneous Energy Metering IC with On-Chip Calibration, Stepper Motor Drive and LED Output |
| AS812XX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Voltage Reference |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。