
2/10/05, v. 1.2
Alliance Semiconductor
11 of 19
AS7C25512PFD32A
AS7C25512PFD36A
Key to switching waveforms
Timing waveform of read cycle
Note: Y = XOR when LBO = high/no connect; Y = ADD when LBO = low. BW[a:d] is don’t care.
*Outputs are disabled within two clk cycles after DSEL command
don’t care
Falling input
Rising input
Undefined
CE1
t
CYC
t
CL
t
CH
t
ADSPS
t
ADSPH
t
AS
t
AH
t
WS
t
ADVS
t
OH
CLK
ADSP
ADSC
Address
GWE, BWE
CE0, CE2
ADV
OE
Dout
t
CSS
t
HZC
t
CD
t
WH
t
ADVH
t
HZOE
t
ADSCS
t
ADSCH
LOAD NEW ADDRESS
ADV inserts wait states
Q(A2Y10)
Q(A2Y11)
Q(A3)
Q(A2)
Q(A2Y01)
Q(A3Y01)
Q(A3Y10)
Q(A1)
A2
A1
A3
t
OE
t
LZOE
t
CSH
Read
Q(A1)
Suspend
Read
Q(A1)
Read
Q(A2)
Burst
Read
Q(A2Y01)
Read
Q(A3)
DSEL*
Burst
Read
Q(A2Y10)
Suspend
Read
Q(A2Y10)
Burst
Read
Q(A2Y11)
Burst
Read
Q(A3Y01)
Burst
Read
Q(A3Y10)
Burst
Read
Q(A3Y11)