- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381316 > AS7C251MFT32A-10TQC (ALLIANCE SEMICONDUCTOR CORP) High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Set and Reset 16-SOIC -55 to 125 PDF資料下載
參數(shù)資料
| 型號(hào)： | AS7C251MFT32A-10TQC |
| 廠商： | ALLIANCE SEMICONDUCTOR CORP |
| 元件分類： | DRAM |
| 英文描述： | High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Set and Reset 16-SOIC -55 to 125 |
| 中文描述： | 1M X 32 STANDARD SRAM, 10 ns, PQFP100 |
| 封裝： | 14 X 20 MM, TQFP-100 |
| 文件頁(yè)數(shù)： | 1/19頁(yè) |
| 文件大?。?/td> | 520K |
| 代理商： | AS7C251MFT32A-10TQC |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)
January 2005
Copyright Alliance Semiconductor. All rights reserved.
1/17/05, v 1.2
Alliance Semiconductor
1 of 19
2.5V 1M
×
32/36 Flow-through synchronous SRAM
AS7C251MFT32A
AS7C251MFT36A
Features
Organization: 1,048,576 words × 32 or 36 bits
Fast clock to data access:
7.5/8.5/10 ns
Fast OE access time: 3.5/4.0 ns
Fully synchronous flow-through operation
Asynchronous output enable control
Available in 100-pin TQFP package
Individual byte write and global write
Multiple chip enables for easy expansion
2.5V core power supply
Linear or interleaved burst control
Snooze mode for reduced power-standby
Common data inputs and data outputs
Logic block diagram
Selection guide
-75
8.5
7.5
325
130
90
-85
10
8.5
300
130
90
-10
12
10
275
130
90
Units
ns
ns
mA
mA
mA
Minimum cycle time
Maximum clock access time
Maximum operating current
Maximum standby current
Maximum CMOS standby current (DC)
A
[19:0]
20
18
20
20
Q0
Q1
1Memory
array
Burst logic
CLK
CE
CLR
Address
D
CE
CLK
Q
DQ
CLK
D
Q
registers
DQ
CLK
D
Q
registers
DQ
CLK
D
Q
registers
DQ
CLK
D
Q
registers
Enable
register
D
Q
Enable
rdelay
CLK
D
Q
CLK
Output
CLK
rInput
CLK
Power
down
DQ[a:d]
4
32/36
GWE
BWE
BW
d
ADSC
ADSP
CLK
CE0
CE2
BW
c
BW
b
BW
a
OE
ZZ
LBO
OE
32/36
32/36
2
2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AS7C251MFT32A-10TQCN | 2.5V 1M x 32/36 Flow-through synchronous SRAM |
| AS7C251MFT32A-10TQI | 2.5V 1M x 32/36 Flow-through synchronous SRAM |
| AS7C251MFT32A-75TQC | High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Set and Reset 16-SOIC -55 to 125 |
| AS7C251MFT32A-75TQCN | 2.5V 1M x 32/36 Flow-through synchronous SRAM |
| AS7C251MFT32A-75TQI | 2.5V 1M x 32/36 Flow-through synchronous SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AS7C251MFT32A-10TQCN | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V 1M x 32/36 Flow-through synchronous SRAM |
| AS7C251MFT32A-10TQI | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V 1M x 32/36 Flow-through synchronous SRAM |
| AS7C251MFT32A-10TQIN | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V 1M x 32/36 Flow-through synchronous SRAM |
| AS7C251MFT32A-75TQC | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V 1M x 32/36 Flow-through synchronous SRAM |
| AS7C251MFT32A-75TQCN | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V 1M x 32/36 Flow-through synchronous SRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。