- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381316 > AS7C1026B-15TI (ALLIANCE SEMICONDUCTOR CORP) High Speed CMOS Logic Dual Positive-Edge-Triggered J-K Flip-Flops with Set and Reset 16-SOIC -55 to 125 PDF資料下載
參數(shù)資料
| 型號： | AS7C1026B-15TI |
| 廠商： | ALLIANCE SEMICONDUCTOR CORP |
| 元件分類： | DRAM |
| 英文描述： | High Speed CMOS Logic Dual Positive-Edge-Triggered J-K Flip-Flops with Set and Reset 16-SOIC -55 to 125 |
| 中文描述： | 64K X 16 STANDARD SRAM, 15 ns, PDSO44 |
| 封裝： | 10.20 X 18.40 MM, TSOP2-44 |
| 文件頁數(shù)： | 5/10頁 |
| 文件大?。?/td> | 122K |
| 代理商： | AS7C1026B-15TI |
AS7C1026B
3/26/04, v 1.3
Alliance Semiconductor
P. 5 of 10
Read waveform 2 (OE, CE, UB, LB controlled)
3,6,8,9
Write cycle (over the operating range)
11
Parameter
Symbol
t
WC
t
CW
t
AW
t
AS
t
WP
t
WR
t
AH
t
DW
t
DH
t
WZ
t
OW
t
BW
-10
-12
-15
-20
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Notes
Min Max Min Max Min Max Min Max
10
–
12
–
8
–
9
–
8
–
9
–
0
–
0
–
7
–
8
–
0
–
0
–
0
–
0
–
5
–
6
–
0
–
0
–
–
5
–
6
1
–
1
–
7
–
8
–
Write cycle time
Chip enable (CE) to write end
Address setup to write end
Address setup time
Write pulse width
Write recovery time
Address hold from end of write
Data valid to write end
Data hold time
Write enable to output in high Z
Output active from write end
Byte select low to end of write
15
10
10
0
9
0
0
8
0
–
1
9
–
–
–
–
–
–
–
–
–
7
–
–
20
12
12
0
12
0
0
10
0
-
2
9
-
-
-
-
-
-
-
-
-
8
-
-
5
4, 5
4, 5
Data valid
t
RC
t
AA
t
BLZ
t
BA
t
OE
t
OLZ
t
OH
t
OHZ
t
HZ
t
BHZ
t
ACE
t
LZ
Address
OE
CE
LB, UB
Data
IN
相關PDF資料 |
PDF描述 |
|---|---|
| AS7C1026B-15TIN | High Speed CMOS Logic Dual Positive-Edge-Triggered J-K Flip-Flops with Set and Reset 16-SOIC -55 to 125 |
| AS7C1026B-20JC | High Speed CMOS Logic Dual Positive-Edge-Triggered J-K Flip-Flops with Set and Reset 16-SOIC -55 to 125 |
| AS7C1026B-20JCN | High Speed CMOS Logic Dual Positive-Edge-Triggered J-K Flip-Flops with Set and Reset 16-SOIC -55 to 125 |
| AS7C1026B-20JI | High Speed CMOS Logic Dual Positive-Edge-Triggered J-K Flip-Flops with Set and Reset 16-SOIC -55 to 125 |
| AS7C1026B-20TC | High Speed CMOS Logic Dual Positive-Edge-Triggered J-K Flip-Flops with Set and Reset 16-SOIC -55 to 125 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AS7C1026B-15TIN | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:5 V 64K X 16 CMOS SRAM |
| AS7C1026B-20JC | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:5 V 64K X 16 CMOS SRAM |
| AS7C1026B-20JCN | 功能描述:靜態(tài)隨機存取存儲器 1M, 5V, 20ns FAST 64K x 16 Asynch 靜態(tài)隨機存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| AS7C1026B-20JCNTR | 功能描述:靜態(tài)隨機存取存儲器 1M, 5V, 20ns FAST 64K x 16 Asynch 靜態(tài)隨機存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| AS7C1026B-20JI | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:5 V 64K X 16 CMOS SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。