- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381315 > AS7C1025B-20JCN (ALLIANCE SEMICONDUCTOR CORP) High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Reset 14-SOIC -55 to 125 PDF資料下載
參數(shù)資料
| 型號(hào)： | AS7C1025B-20JCN |
| 廠商： | ALLIANCE SEMICONDUCTOR CORP |
| 元件分類： | DRAM |
| 英文描述： | High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Reset 14-SOIC -55 to 125 |
| 中文描述： | 128K X 8 STANDARD SRAM, 20 ns, PDSO32 |
| 封裝： | 0.400 INCH, SOJ-32 |
| 文件頁數(shù)： | 1/9頁 |
| 文件大?。?/td> | 103K |
| 代理商： | AS7C1025B-20JCN |
March 2004
Copyright Alliance Semiconductor. All rights reserved.
AS7C1025B
5V 128K X 8 CMOS SRAM (Center power and ground)
3/26/04, v. 1.3
Alliance Semiconductor
P. 1 of 9
Features
Industrial and commercial temperatures
Organization: 131,072 x 8 bits
High speed
- 10/12/15/20 ns address access time
- 5/6/7/8 ns output enable access time
Low power consumption: ACTIVE
- 605mW / max @ 10 ns
Low power consumption: STANDBY
- 55 mW / max CMOS
6 T 0.18 u CMOS technology
Easy memory expansion with
CE
,
OE
inputs
Center power and ground
TTL/LVTTL-compatible, three-state I/O
JEDEC-standard packages
- 32-pin, 300 mil SOJ
- 32-pin, 400 mil SOJ
ESD protection
≥
2000 volts
Latch-up current
≥
200 mA
Logic block diagram
512 x 256 x 8
Array
(1,048,576)
S
Input buffer
A
A
A
A
A
A
A
I/O0
I/O7
OE
CE
WE
Column decoder
R
Control
circuit
A
A0
A1
A2
A3
A4
A5
A6
A7
A8
V
CC
GND
Pin arrangement
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
A16
A15
A14
A13
OE
I/O7
I/O6
GND
V
I/O5
I/O4
A12
A11
A10
A9
A8
A0
A1
A2
A3
CE
I/O0
I/O1
V
CC
GND
I/O2
I/O3
WE
A4
A5
A6
A7
A
32-pin SOJ (300 mil)
32-pin SOJ (400 mil)
Selection guide
-10
10
5
110
10
-12
12
6
100
10
-15
15
7
90
10
-20
20
8
80
10
Unit
ns
ns
mA
mA
Maximum address access time
Maximum output enable access time
Maximum operating current
Maximum CMOS standby current
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AS7C1025B-20JI | High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Reset 14-SOIC -55 to 125 |
| AS7C1025B-20TJI | 5V 128K X 8 CMOS SRAM (Center power and ground) |
| AS7C1025B-10TJC | 128 x 64 pixel format, LED or EL Backlight available |
| AS7C1025B-20TJC | 128 x 64 pixel format, LED or EL Backlight available |
| AS7C1025B-10TJCN | 128 x 64 pixel format, LED or EL Backlight available |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AS7C1025B-20JI | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:5V 128K X 8 CMOS SRAM (Center power and ground) |
| AS7C1025B-20JIN | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:5V 128K X 8 CMOS SRAM (Center power and ground) |
| AS7C1025B-20TJC | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:5V 128K X 8 CMOS SRAM (Center power and ground) |
| AS7C1025B-20TJCN | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:5V 128K X 8 CMOS SRAM (Center power and ground) |
| AS7C1025B-20TJI | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:5V 128K X 8 CMOS SRAM (Center power and ground) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。