參數(shù)資料
型號: AS6UA25616
廠商: Electronic Theatre Controls, Inc.
英文描述: 2.3V to 3.6V 256K】16 Intelliwatt⑩ low-power CMOS SRAM with one chip enable
中文描述: 2.3V至3.6V的256K】16 Intelliwatt⑩低一個芯片功耗CMOS SRAM的啟用
文件頁數(shù): 8/9頁
文件大?。?/td> 190K
代理商: AS6UA25616
8
ALLIANCE SEMICONDUCTOR
10/6/00
AS6UA25616
Minimum
Typical
Maximum
A
B
0.75
7.00
6.90
7.10
B1
3.75
C
C1
10.90
11.00
5.25
11.10
D
0.30
0.35
0.40
E
E1
1.20
0.68
E2
0.22
0.25
0.27
Y
0.08
Notes
1. Bump counts: 48 (8 row × 6 column).
2. Pitch: (x,y) = 0.75 mm × 0.75 mm (typ).
3. Units: millimeters.
4. All tolerance are ±0.050 unless otherwise specified.
5. Typ: typical.
6. Y is coplanarity: 0.08 (max).
6
5
4
3
2
1
48-ball FBGA
Bottom View
Top View
A
B
C
D
E
F
G
H
Ball #A1
Ball #A1 Index
C1
A
A
B1
B
Elastomer
C
SRAM Die
Side View
Detail View
Die
Die
A
E2
E
Y
0.3/Typ
E1
E
E2
D
相關(guān)PDF資料
PDF描述
AS6VA25616 2.7V to 3.3V 256K × 16 Intelliwatt low-power CMOS SRAM with one chip enable(2.7V 到 3.3V 256K×16 Intelliwatt 低功耗 CMOS 靜態(tài)RAM(帶單片使能))
AS6WA25616 3.0V to 3.6V 256K×16 Intelliwatt low-power CMOS SRAM with one chip enable(3.0V 到 3.6V 256K×16 Intelliwatt 低功耗 CMOS 靜態(tài)RAM(帶單片使能))
AS7C1024A SWITCH SPDT 1A SCREW TERM
AS7C1024A-10JC BZ Series Standard Basic Switch, Single Pole Double Throw Circuitry, 15 A at 125 Vac, Pin Plunger Actuator, 2,5 N - 3,61 N [9 oz -13 oz] Operating Force, Silver Contacts, Screw Termination, CE, CSA, DEMKO, UL
AS7C1024A-10JI 5V/3.3V 128KX8 CMOS SRAM (Evolutionary Pinout)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AS6UA25616-BC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:2.3V to 3.6V 256K】16 Intelliwatt⑩ low-power CMOS SRAM with one chip enable
AS6UA25616-BI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:2.3V to 3.6V 256K】16 Intelliwatt⑩ low-power CMOS SRAM with one chip enable
AS6UA25616-TC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:2.3V to 3.6V 256K】16 Intelliwatt⑩ low-power CMOS SRAM with one chip enable
AS6UA25616-TI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:2.3V to 3.6V 256K】16 Intelliwatt⑩ low-power CMOS SRAM with one chip enable
AS6UA25617 制造商:未知廠家 制造商全稱:未知廠家 功能描述:1.65V to 3.6V 256K x 16 Intelliwatt low power CMOS SRAM with two chip enables