- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381310 > AS6UA25616-TI (Electronic Theatre Controls, Inc.) 2.3V to 3.6V 256K】16 Intelliwatt⑩ low-power CMOS SRAM with one chip enable PDF資料下載
參數(shù)資料
| 型號(hào)： | AS6UA25616-TI |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 2.3V to 3.6V 256K】16 Intelliwatt⑩ low-power CMOS SRAM with one chip enable |
| 中文描述： | 2.3V至3.6V的256K】16 Intelliwatt⑩低一個(gè)芯片功耗CMOS SRAM的啟用 |
| 文件頁(yè)數(shù)： | 2/9頁(yè) |
| 文件大?。?/td> | 190K |
| 代理商： | AS6UA25616-TI |
2
ALLIANCE SEMICONDUCTOR
10/6/00
AS6UA25616
Functional description
The AS6UA25616 is a low-power CMOS 4,194,304-bit Static Random Access Memory (SRAM) device organized as 262,144 words x 16
bits. It is designed for memory applications where slow data access, low power, and simple interfacing are desired.
Equal address access and cycle times (t
AA
, t
RC
, t
WC
) of 55/70 ns are ideal for low-power applications. Active high and low chip enables
(CS) permit easy memory expansion with multiple-bank memory systems.
When CS is high, or UB and LB are high, the device enters standby mode: the AS6UA25616 is guaranteed not to exceed 72
μ
W power
consumption at 3.6V and 55 ns; 41
μ
W at 2.7V and 70 ns. The device also returns data when V
CC
is reduced to 1.5V for even lower power
consumption.
A write cycle is accomplished by asserting write enable (WE) and chip enable (CS) low, and UB and/or LB low. Data on the input pins
I/O1–O16 is written on the rising edge of WE (write cycle 1) or CS (write cycle 2). To avoid bus contention, external devices should drive
I/O pins only after outputs have been disabled with output enable (OE) or write enable (WE).
A read cycle is accomplished by asserting output enable (OE), chip enable (CS), UB and LB low, with write enable (WE) high. The chip
drives I/O pins with the data word referenced by the input address. When either chip enable or output enable is inactive, or wrie enable is
active, or (UB) and (LB), output drivers stay in high-impedance mode.
These devices provide multiple center power and ground pins, and separate byte enable controls, allowing individual bytes to be written
and read. LB controls the lower bits, I/O1–I/O8, and UB controls the higher bits, I/O9–I/O16.
All chip inputs and outputs are CMOS-compatible, and operation is from a single 2.3V to 3.6V supply. Device is available in the JEDEC
standard 400-mm, TSOP II, and 48-ball FBGA packages.
Absolute maximum ratings
Note: Stresses greater than those listed under
Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress rating only and
functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied.
Exposure to absolute maximum rating conditions for extended periods may affect reliability.
Truth table
Key: X = Don’t care, L = Low, H = High.
Parameter
Device
Symbol
Min
Max
Unit
Voltage on V
CC
relative to V
SS
Voltage on any I/O pin relative to GND
V
tIN
V
tI/O
P
D
T
stg
T
bias
I
OUT
–0.5
–0.5
V
CC
+ 0.5
V
V
Power dissipation
–
1.0
W
o
C
o
C
Storage temperature (plastic)
Temperature with V
CC
applied
DC output current (low)
–65
–55
+150
+125
–
20
mA
CS
H
WE
X
OE
X
LB
X
UB
X
Supply
Current
I/O1–I/O8
I/O9–I/O16
Mode
I
SB
High Z
High Z
Standby (I
SB
)
L
X
X
H
H
L
H
H
X
L
X
H
I
CC
High Z
D
OUT
High Z
High Z
High Z
Output disable (I
CC
)
L
H
L
I
CC
Read (I
CC
)
H
L
D
OUT
D
OUT
High Z
L
L
L
H
D
OUT
D
IN
High Z
L
L
X
I
CC
Write (I
CC
)
H
L
D
IN
D
IN
L
L
D
IN
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AS6UA25616 | 2.3V to 3.6V 256K】16 Intelliwatt⑩ low-power CMOS SRAM with one chip enable |
| AS6VA25616 | 2.7V to 3.3V 256K × 16 Intelliwatt low-power CMOS SRAM with one chip enable(2.7V 到 3.3V 256K×16 Intelliwatt 低功耗 CMOS 靜態(tài)RAM（帶單片使能）) |
| AS6WA25616 | 3.0V to 3.6V 256K×16 Intelliwatt low-power CMOS SRAM with one chip enable(3.0V 到 3.6V 256K×16 Intelliwatt 低功耗 CMOS 靜態(tài)RAM（帶單片使能）) |
| AS7C1024A | SWITCH SPDT 1A SCREW TERM |
| AS7C1024A-10JC | BZ Series Standard Basic Switch, Single Pole Double Throw Circuitry, 15 A at 125 Vac, Pin Plunger Actuator, 2,5 N - 3,61 N [9 oz -13 oz] Operating Force, Silver Contacts, Screw Termination, CE, CSA, DEMKO, UL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AS6UA25617 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:1.65V to 3.6V 256K x 16 Intelliwatt low power CMOS SRAM with two chip enables |
| AS6UA51216 | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:1.65V to 3.6V 512K】16 Intelliwatt low power CMOS SRAM with one chip enable |
| AS6UA51216-BC | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:1.65V to 3.6V 512K】16 Intelliwatt low power CMOS SRAM with one chip enable |
| AS6UA51216-BI | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:1.65V to 3.6V 512K】16 Intelliwatt low power CMOS SRAM with one chip enable |
| AS6UA51216-TC | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:1.65V to 3.6V 512K】16 Intelliwatt low power CMOS SRAM with one chip enable |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。