![](http://datasheet.mmic.net.cn/340000/ART10012T_datasheet_16461911/ART10012T_3.png)
www.irf.com
3
ART28XXT Series
Electrical Performance
(Continued)
1.
Operation outside absolute maximum/minimum limits may cause permanent damage to the device. Extended operation at the limits may permanently
degrade performance and affect reliability.
Device performance specified in Electrical Performance table is guaranteed when operated within recommended limits. Operation outside
recommended limits is not specified.
Parameter measured from 28V to 19 V or to 50V while loads remain fixed.
Parameter measured from nominal to minimum or maximum load conditions while line remains fixed.
Up to 750 mA is available from the dual outputs provided the total output power does not exceed 30W.
Guaranteed for a bandwidth of DC to 20MHz. Tested using a 20KHz to 2MHz bandwidth.
Load current is stepped for output under test while other outputs are fixed at half rated load.
Load current is fixed for output under test while other output loads are varied for any combination of minimum to maximum.
A capacitive load of any value from 0 to the specified maximum is permitted without comprise to DC performance. A capacitive load in excess of the
maximum limit may interfere with the proper operation of the converter’s short circuit protection, causing erratic behavior during turn on.
10. Parameter is tested as part of design characterization or after design or process changes. Thereafter, parameters shall be guaranteed to the limits
specified in the table.
11. Load transient rate of change, di/dt
≤
2 A/μSec.
12. Recovery time is measured from the initiation of the transient to where V
OUT
has returned to within ±1% of its steady state value.
13. Line transient rate of change, dv/dt
≤
50 V/μSec.
14. Turn on delay time is for either a step application of input power or a logical low to high transition on the enable pin (pin 3) while power is present at the
input.
2.
3.
4.
5.
6.
7.
8.
9.
Notes to SPECIFICATIONS
Parameter
Symbol
Conditions
MIN
MAX
Units
Enable Input
open circuit voltage
drive current (sink)
voltage range
3.0
0.1
-0.5
5.0
50.0
V
mA
V
Synchronization Input
frequency range
pulse high level
pulse low level
pulse rise time
pulse duty cycle
External clock signal on Sync. input (pin 4)
225
4.5
-0.5
40
20
310
10.0
0.25
80
Khz
V
V
V/
μ
S
%
Synchronization Output
pulse high level
pulse low level
Signal compatible with synchronization input
3.7
0.0
4.3
0.25
V
Power dissipation, load fault
P
D
Short circuit, any output
16
W
Output response to step load
changes
Notes 7, 11
V
TLD
10% Load to/from 50% load
50% Load to/from 100% load
-200
-200
200
200
mV
PK
Recovery time from step load
changes
Notes 11, 12
T
TLD
10% Load to/from 50% load
50% Load to/from 100% load
200
200
μ
S
Output response to step line
changes
Notes 10, 11
V
TLN
V
IN
= 19 V to/from 50 V
I
OUT
= ±500 mAdc
I
OUT
= 3000 mAdc
(main)
(dual)
-350
-1050
350
1050
mV
PK
Recovery time from step line
changes
Notes 10, 11,13
T
TLN
V
IN
= 19 V to/from 50 V
I
OUT
= ±500 mAdc
I
= 3000 mAdc
(main)
(dual)
500
500
μ
S
Turn on overshoot
V
OS
I
OUT
= minimum and full rated (dual)
(main)
100
500
mV
Turn on delay
Note 14
T
DLY
I
OUT
= minimum and full rated
5.0
20
mS
Capacitive load
Notes 9, 10
CL
No effect on DC performance (dual)
(main)
500
100
μF
Isolation
ISO
500VDC Input to Output or any pin to case
(except pin 12)
100
M