參數(shù)資料
型號: AN535
廠商: Motorola, Inc.
英文描述: PHASE LOCKED LOOP DESIGN FUNDAMENTALS
中文描述: 鎖相環(huán)設(shè)計基礎(chǔ)
文件頁數(shù): 1/12頁
文件大?。?/td> 341K
代理商: AN535
Motorola, Inc. 1994
Prepared by: Garth Nash
Applications Engineering
ABSTRACT
The fundamental design concepts for phase-locked loops
implemented with integrated circuits are outlined. The
necessary equations required to evaluate the basic loop
performance are given in conjunction with a brief design
example.
INTRODUCTION
The purpose of this application note is to provide the
electronic system designer with the necessary tools to design
and evaluate Phase-Locked Loops (PLL) configured with
integrated circuits. The majority of all PLL design problems
can be approached using the Laplace Transform technique.
Therefore, a brief review of Laplace is included to establish a
common reference with the reader. Since the scope of this
article is practical in nature all theoretical derivations have
been omitted, hoping to simplify and clarify the content. A
bibliography is included for those who desire to pursue the
theoretical aspect.
PARAMETER DEFINITION
The Laplace Transform permits the representation of the
time response f(t) of a system in the complex domain F(s).
This response is twofold in nature in that it contains both
transient and steady state solutions. Thus, all operating
conditions are considered and evaluated. The Laplace
transform is valid only for positive real time linear parameters;
thus, its use must be justified for the PLL which includes both
linear and nonlinear functions. This justification is presented
in Chapter Three of Phase Lock Techniques by Gardner.
1
The parameters in Figure 1 are defined and will be used
throughout the text.
Figure 1. Feedback System
θ
i
(s)
θ
e
(s)
G(s)
θ
o
(s)
H(s)
+
θ
i
(s)
θ
e
(s) Phase Error
θ
o
(s) Output Phase
G(s)
Product of the Individual Feed
Forward Transfer Functions
H(s)
Product of the Individual Feedback
Transfer Functions
Phase Input
Using servo theory, the following relationships can be
obtained.
2
( 1 )
e(s)
1
1
G(s) H(s)
i(s)
o(s)
G(s)
G(s) H(s)
1
i(s)
( 2 )
These parameters relate to the functions of a PLL as shown
in Figure 2.
Figure 2. Phase Locked Loop
f
i
θ
i
(s)
Phase Detector
θ
o
(s)
Programmable
Counter (
÷
N)
θ
e
(s)
Filter
VCO/VCM
f
o
θ
o
(s)/N
fo
N
Order this document
by AN535/D
SEMICONDUCTOR APPLICATION NOTE
REV 0
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關(guān)PDF資料
PDF描述
AN540 Implementing IIR Digital Filters
AN5766 8MHz Power Amps For Military, Industrial and Commercial Equipment
AN597 Implementing Ultrasonic Ranging
an6077 An IC Operational Transconductance Amplifier With Power Capability
AN610 Using the 24LC21 Dual Mode Serial EEPROM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AN-535 制造商:AD 制造商全稱:Analog Devices 功能描述:Digital Input/Output Subsystems
AN5352 制造商:Panasonic Industrial Company 功能描述:IC
AN535-2-2 制造商:undefined 功能描述:
AN535-2-4 制造商: 功能描述: 制造商:undefined 功能描述:
AN5352N 制造商:Panasonic Industrial Company 功能描述:IC