- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362305 > AMBASSADORT8100 H.100/H.110 Interface and Time-Slot Interchanger PDF資料下載
參數(shù)資料
| 型號(hào)： | AMBASSADORT8100 |
| 英文描述： | H.100/H.110 Interface and Time-Slot Interchanger |
| 中文描述： | H.100/H.110接口和時(shí)隙交換器 |
| 文件頁數(shù)： | 1/92頁 |
| 文件大?。?/td> | 1450K |
| 代理商： | AMBASSADORT8100 |
當(dāng)前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁
Advisory
March 1999
Ambassador
TM
T8100
H.100/H.110 Interface and Time-Slot Interchanger
This advisory details two changes to the Ambassador
TM
T8100 H.100/H.110 Interface and Time-Slot
Interchanger Preliminary Data Sheet: DS98-195NTNB.
Change Affecting Page 15, Section 2.1.3 Address Mode Register
Problem:
There is a minor bug in the T8100. If a write is issued to the address mode register (AMR)
address 0x70 (local bus, holding registers, and reset), the T8100’s RDY line gets stuck low (not
ready state).
Workaround:
To solve this, issue another write command to any of the four direct registers (MCR, LAR,
AMR, or IDR) and the RDY signal will reset.
Change Affecting Page 38, Section 2.4.2 Dividers and Rate Multipliers
There is an anomaly in the digital phase-lock loop (DPLL) performance of the device. The behavior affects all
versions of the T8100 but has been corrected in the T8100A, T8102, and T8105. This anomaly affects applica-
tions that use the DPLL for CT bus clock generation.
When used for clocking, the DPLL uses the 16.384 MHz internal oscillator to rate multiply an 8 kHz input sig-
nal. In order for the DPLL to lock to the 8.000000 kHz signal, the required internal oscillator frequency range
should be centered at 16.388 MHz. A frequency of 16.384 MHz is too low for the DPLL to perform properly.
If this crystal adaptation is used for the DPLL, there are several limitations. First, do not select the crystal as a
fallback clock source. When the crystal is a clock source, the generated clocks are all multiples of the crystal. In
that case, they will be offset by the same ratio as the crystal. Second, do not use TCLKOUT. It is also derived
from the crystal and will be offset by the same ratio. Third, the watchdogs will be slightly more sensitive due to
the increased clock frequency. In designs affected by these limitations, conversion to the T8100A is recom-
mended.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AMC-143SMA | JT 37C 37#22D SKT WALL RECP |
| AM-AMC-143 | Low Noise Amplifier, 16 dB Gain, 5 - 500 MHz |
| AM-143PIN | Circular Connector; No. of Contacts:37; Series:MS27508; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:14; Circular Contact Gender:Pin; Circular Shell Style:Box Mount Receptacle; Insert Arrangement:14-37 RoHS Compliant: No |
| AMC-145SMA | Circular Connector; No. of Contacts:37; Series:MS27497; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:14; Circular Contact Gender:Socket; Circular Shell Style:Wall Mount Receptacle RoHS Compliant: No |
| AM-AMC-145 | High Performance Amplifier, 11 dB Gain, 10 - 1000 MHz |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AMBD120 | 制造商:Signal Construct GmbH 功能描述:Bulk |
| AMBD121 | 制造商:Signal Construct GmbH 功能描述:Bulk |
| AMBD122 | 制造商:Signal Construct GmbH 功能描述:Bulk |
| AMBD140 | 制造商:Signal Construct GmbH 功能描述:Bulk |
| AMBD141 | 制造商:Signal Construct GmbH 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。