- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > AM79C875 (Advanced Micro Devices, Inc.) NetPHY⑩ 4LP Low Power Quad 10/100-TX/FX Ethernet Transceiver PDF資料下載
參數(shù)資料
| 型號： | AM79C875 |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | NetPHY⑩ 4LP Low Power Quad 10/100-TX/FX Ethernet Transceiver |
| 中文描述： | NetPHY⑩4LP的低功耗四10/100-TX/FX以太網(wǎng)收發(fā)器 |
| 文件頁數(shù)： | 10/48頁 |
| 文件大?。?/td> | 2480K |
| 代理商： | AM79C875 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
10
Am79C875
PIN DESCRIPTIONS
Media Connections
TX[3:0]
±
Transmit Output
The TX[3:0]± pins are the differential transmit output
pairs. The TX[3:0]± pins transmit 10BASE-T or MLT-3
signals depending on the state of the link of the port.
Output
RX[3:0]
±
Receive Input
The RX[3:0]± pins are the differential receive input
pairs. The RX[3:0]± pins can receive 10BASE-T or
MLT-3 signals depending on the state of the link of the
port.
Input
100BASE-FX Function/Test
SDI+/TEST[0]
Signal Detect Input+
(For Port 3 only)
This pin indicates signal quality status on the fiber-optic
link in 100BASE-FX mode. When the signal quality is
good, the SDI+ pin should be driven high relative to the
SDI- pin. 100BASE-FX is disabled when both pins are
simultaneously pulled low.
SDI- can also be used for
Signal Detect Common Mode Voltage input.
Analog Input/Output
When in test mode, SDI+, SDI-, FXR+, and FXR- pins
are used as TEST[3:0].
SDI-/TEST[1]
Signal Detect Input-
(For Port 3 only)
This pin indicates signal quality status on the fiber-optic
link in 100BASE-FX mode. When the signal quality is
good, the SDI+ pin should be driven high relative to the
SDI- pin. 100BASE-FX is disabled when both pins are
simultaneously pulled low. SDI- can also be used for
Signal Detect Common Mode Voltage input.
Analog Input/Output
When in test mode, SDI+, SDI-, FXR+, and FXR- pins
are used as TEST[3:0].
FXR+/TEST[2]
Fiber Receive Input
(For Port 3 only)
When Port 3 is configured as FX Channel, FXR± are
ECL level FX receive pins.
Analog Input/Output
When in test mode, SDI±, and FXR± pins are used as
TEST[3:0].
FXR-/TEST[3]
Fiber Receive Input
(For Port 3 only)
When Port 3 is configured as FX Channel, FXR± are
ECL level FX receive pins.
Analog Input/Output
When in test mode, SDI+, SDI-, FXR+, FXR- pins are
used as TEST[3:0].
FXT±
Fiber Transmit Output
(For Port 3 only) Analog Output
When Port 3 is configured as FX Channel, FXT± are
ECL level FX transmit pins.
Clock
REFCLK
Reference Clock Input Signal
The REFCLK pin is the reference clock input. The
REFCLK signal must be a 50-MHz signal.
Input
RMII Signals
TXD[3:0]_[1:0]
RMII TXD for Ports 0 to 3
These pins are the transmit data input to the RMII of
Ports 0:3.
Input
TX_EN[3:0]
RMII Transmit Enable
These pins are the transmit enable inputs to the RMII.
Input
RXD[3:0]_[1:0]
RMII Receive Data for Ports 0 to 3
These pins are the receive data for Port 0:3.
Output
RX_ER[2:0]
RMII Receive Error for Ports 0 to 2
These pins indicate receive errors for the correspond-
ing port. The pin goes HIGH whenever the
corresponding receiver detects a symbol error.
Output
RX_ER[3]/PHYAD_ST
RMII Receive Error for Port 3
PHY Address Shift
This pin indicates receive errors for Port 3. It goes
HIGH when the corresponding receiver detects a
symbol error.
Input/Output
At power up, this pin is used to set the PHY address by
increasing it by 1. If it is HIGH at power up, the PHYAD
of each port is the upper-3 bits and the port number for
the lower-2 bits. If it is LOW, the PHYAD is incremented
by 1. For example, if the pin is HIGH at power-up and
the upper-3 bits are set to 000, the PHYAD of each port
(in binary notation) is 00000, 00001, 00010, 00011 re-
spectively. If the pin is LOW at power-up and the upper-
3 bits are set to 000, the PHYAD of each port is 00001,
00010, 00011, and 00100, respectively. This allows a
method of avoiding setting an address to 00000, which
could cause problems with some MACs.
CRS_DV[3:0]
Carrier Sense/Data Valid
Input/Output, Pull-Down
The CRS_DV pin is asserted high when media is
non-idle.
相關PDF資料 |
PDF描述 |
|---|---|
| AM79C875KC | NetPHY⑩ 4LP Low Power Quad 10/100-TX/FX Ethernet Transceiver |
| AM79C875KI | NetPHY⑩ 4LP Low Power Quad 10/100-TX/FX Ethernet Transceiver |
| AM79C901AJC | HomePHY Single-Chip 1/10 Mbps Home Networking PHY |
| AM79C901AJCT | HomePHY Single-Chip 1/10 Mbps Home Networking PHY |
| AM79C901AJI | HomePHY Single-Chip 1/10 Mbps Home Networking PHY |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C875KC | 制造商:Advanced Micro Devices 功能描述:PHY 4-CH 10Mbps/100Mbps 100-Pin PQR 制造商:AMD (Advanced Micro Devices) 功能描述:PHY 4-CH 10Mbps/100Mbps 100-Pin PQR |
| AM79C875KD | 制造商:Advanced Micro Devices 功能描述:PHY 4-CH 10Mbps/100Mbps 100-Pin PQR 制造商:Advanced Micro Devices 功能描述:NPD IC OPN ETHERNET TRANSCEIVER 制造商:AMD (Advanced Micro Devices) 功能描述:PHY 4-CH 10Mbps/100Mbps 100-Pin PQR |
| AM79C875KF | 制造商:Advanced Micro Devices 功能描述:PHY 4-CH 10Mbps/100Mbps 100-Pin PQR 制造商:AMD (Advanced Micro Devices) 功能描述:PHY 4-CH 10Mbps/100Mbps 100-Pin PQR |
| AM79C875KI | 制造商:Advanced Micro Devices 功能描述:PHY 4-CH 10Mbps/100Mbps 100-Pin PQR 制造商:AMD (Advanced Micro Devices) 功能描述:PHY 4-CH 10Mbps/100Mbps 100-Pin PQR |
| AM79C90 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:CMOS Local Area Network Controller for Ethernet (C-LANCE) |
發(fā)布緊急采購，3分鐘左右您將得到回復。