- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366544 > Am53CF94KC (Advanced Micro Devices, Inc.) Enhanced SCSI-2 Controller (ESC) PDF資料下載
參數(shù)資料
| 型號： | Am53CF94KC |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | Enhanced SCSI-2 Controller (ESC) |
| 中文描述： | 增強型SCSI - 2控制器（調(diào)速器） |
| 文件頁數(shù)： | 23/76頁 |
| 文件大?。?/td> | 735K |
| 代理商： | AM53CF94KC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
P R E L I M I N A R Y
AMD
23
Am53CF94/Am53CF96
SCSI Timeout Register (05H) Write
SCSI Timeout Register
STIMREG
7
Address: 05
H
Type: Write
0
6
5
4
3
2
1
STIM7
STIM6
STIM5
STIM4
STIM3
STIM2
STIM1
STIM0
x
x
x
x
x
x
x
x
17348B-23
This register determines how long the Initiator (Target)
will wait for a response to a Selection (Reselection)
before timing out. It should be set to yield 250 ms to
comply with ANSI standards for SCSI, but the maximum
time out period may be calculated using the following
formulas.
Note:
A hardware reset will clear this register.
STIMREG – Bits 7:0 – STIM 7:0 – SCSI Timer 7:0
The value loaded in STIM 7:0 can be calculated as
shown below:
STIM 7:0 =
[(SCSI Time Out) (Clock Frequency) / (8192 (Clock
Factor))]
Example:
SCSI Time Out (in seconds): 250 ms. (Recommended
by the ANSI Standard) = 250 x 10
–3
s.
Clock Frequency: 20 MHz. (assume) = 20 x 10
6
Hz.
Clock Factor: CLKF 2:0 from Clock Conversion Register
(09H) = 5
STIM 7:0 = (250 x 10
–3
)
X (20 x 10
6
) / (8192 (5)) = 122
decimal
Internal State Register (06H) Read
Internal State Register
ISREG
Address: 06
H
Type: Read
7
6
5
4
3
2
1
0
RES
RES
RES
RES
SOF
IS2
IS1
IS0
x
x
x
x
0
0
0
0
Reserved
Reserved
Reserved
Reserved
Synchronous Offset Flag
Internal State 2:0
17348B-24
The Internal State Register (ISREG) tracks the progress
of a sequence-type command. It is updated after each
successful completion of an intermediate operation. If
an error occurs, the host can read this register to
determine the point where the command failed and take
the necessary procedure for recovery. Reading the
Interrupt Status Register (INSTREG) while an interrupt
is pending will clear this register. A hard or soft reset will
also zero this register .
ISREG – Bits 7:4 – RES – Reserved
ISREG – Bit 3 –
SOF
– Synchronous Offset Flag
The SOF is reset when the Synchronous Offset Register
(SOFREG) has reached its maximum value.
Note:
The SOF bit is active Low.
ISREG – Bits 2:0 – IS 2:0 – Internal State 2:0
The IS 2:0 bits along with the Interrupt Status Register
(INSTREG) indicates the status of the successfully
completed intermediate operation. Refer to the Status
Decode section for more details.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| Am53CF94KCW | Enhanced SCSI-2 Controller (ESC) |
| Am53CF96 | Enhanced SCSI-2 Controller (ESC) |
| Am53CF96JC | Enhanced SCSI-2 Controller (ESC) |
| Am53CF96JCW | Enhanced SCSI-2 Controller (ESC) |
| AM53CF96KC | Enhanced SCSI-2 Controller (ESC) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM53CF94KCW | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Enhanced SCSI-2 Controller (ESC) |
| AM53CF96 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Enhanced SCSI-2 Controller (ESC) |
| AM53CF96JC | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Enhanced SCSI-2 Controller (ESC) |
| AM53CF96JCW | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Enhanced SCSI-2 Controller (ESC) |
| AM53CF96KC | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述: 制造商:AMD 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。