參數(shù)資料
型號： AM53CF94
廠商： Advanced Micro Devices, Inc.
英文描述： Enhanced SCSI-2 Controller (ESC)
中文描述： 增強型SCSI - 2控制器（調(diào)速器）
文件頁數(shù)： 29/76頁
文件大小： 735K
代理商： AM53CF94
P R E L I M I N A R Y
AMD
29
Am53CF94/Am53CF96
Deassertion Delay
REQ/ACK
Input CLK Cycles
Default – 0 cycles
1/2 cycle early
1 cycle delay
1/2 cycle delay
Default – 0 cycles
1/2 cycle delay
1 cycle delay
1 1/2 cycles delay
SOFREG FASTCLK
Bits 7:6 Ctrl 3, Bit 3
00
01
10
11
00
01
10
11
0
0
0
0
1
1
1
1
SOFREG – Bits 5:4 – RAA 1:0
These bits may be programmed to control the assertion
delay of the
REQ
and
ACK
signals during synchronous
transfers. Unlike deassertion delay, assertion delay is
independent of the FASTCLK setting.
Assertion Delay
REQ/ACK
Input CLK Cycles
Default – 0 cycles
1/2 cycle delay
1 cycle delay
1 1/2 cycles delay
SOFREG
Bits 5:4
00
01
10
11
SOFREG – Bits 3:0 – SO 3:0 – Synchronous
Offset 3:0
The SO 3:0 bits are the binary coded value of the num-
ber of bytes that can be sent to (or received from) the
SCSI bus without an
ACK
(or
REQ
) signal. A zero value
designates Asynchronous xfer, while a non-zero value
designates the number of bytes for synchronous
transfer.
Control Register One (08H) Read/Write
Control Register One
CNTLREG1
Address: 08
H
Type: Read/Write
7
6
5
4
3
2
1
0
ETM
DISR
PTE
PERE
STE
CID2
CID1
CID0
0
0
0
0
0
x
x
x
Disable Interrupt on SCSI Reset
Extended Timing Mode
Parity Test Enable
Parity Error Reporting Enable
Self Test Enable
Chip ID 2:0
17348B-28
The Control Register 1 (CNTLREG1) sets up the device
with various operating parameters.
CNTLREG1 – Bit 7 – ETM – Extended Timing Mode
Enabling this feature will increase the minimum setup
time for data being transmitted on the SCSI bus. This bit
should only be set if the external cabling conditions pro-
duce SCSI timing violations. FASTCLK operation is
unaffected by this feature.
CNTLREG1 – Bit 6 – DISR – Disable Interrupt on
SCSI Reset
The DISR bit masks the reporting of the SCSI reset.
When the DISR bit is set and a SCSI reset is asserted,
the device will disconnect from the SCSI bus and remain
idle without interrupting the host processor. When the
DISR bit is reset and a SCSI reset is asserted the device
will respond by interrupting the host processor. The
DISR bit is reset to zero by a hard or soft reset.
CNTLREG1 – Bit 5 – PTE – Parity Test Enable
The PTE bit is for test use only. When the PTE bit is set
the parity on the output (SCSI or host processor) bus is
forced to the value of the MSB (bit 7) of the output data
from the internal FIFO. This allows parity errors to be
created to test the hardware and software. The PTE bit
is reset to zero by a hard or soft reset. This bit should not
be set in normal operation.
CNTLREG1 – Bit 4 – PERE – Parity Error Report-
ing Enable
The PERE bit enables the checking and reporting of par-
ity errors on incoming SCSI bytes during the information
transfer phase. When the PERE bit set and bad parity is
detected, the PE bit in the STATREG is will be set but an
interrupt will not be generated. In the Initiator mode the
ATN
signal will also be asserted on the SCSI bus. When
相關(guān)PDF資料
PDF描述
AM53CF94JC Enhanced SCSI-2 Controller (ESC)
Am53CF94JCW Enhanced SCSI-2 Controller (ESC)
Am53CF94KC Enhanced SCSI-2 Controller (ESC)
Am53CF94KCW Enhanced SCSI-2 Controller (ESC)
Am53CF96 Enhanced SCSI-2 Controller (ESC)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM53CF94/AM53CF96 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Am53CF94/Am53CF96 ? 572KB (PDF) Enhanced SCSI-2 Controller (ESC)?
AM53CF94JC 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Enhanced SCSI-2 Controller (ESC)
AM53CF94JCW 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Enhanced SCSI-2 Controller (ESC)
AM53CF94KC 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Enhanced SCSI-2 Controller (ESC)
AM53CF94KCW 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Enhanced SCSI-2 Controller (ESC)
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*