參數(shù)資料
型號(hào)： AM42DL1642DT70IT
廠商： ADVANCED MICRO DEVICES INC
元件分類： 存儲(chǔ)器
英文描述： Am29DL16xD 16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 2 Mbit (128 K x 16-Bit) Static RAM
中文描述： SPECIALTY MEMORY CIRCUIT, PBGA69
封裝： 8 X 11 MM, FBGA-69
文件頁(yè)數(shù)： 5/128頁(yè)
文件大小： 650K
代理商： AM42DL1642DT70IT
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
February 6, 2004
Am42DL16x2D
3
TABLE OF CONTENTS
Product Selector Guide . . . . . . . . . . . . . . . . . . . . . 5
MCP Block Diagram. . . . . . . . . . . . . . . . . . . . . . . . 5
Flash Memory Block Diagram. . . . . . . . . . . . . . . . 6
Connection Diagram . . . . . . . . . . . . . . . . . . . . . . . .7
Special Handling Instructions for FBGA Package ....................7
Pin Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Logic Symbol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Ordering Information . . . . . . . . . . . . . . . . . . . . . . . 9
Device Bus Operations . . . . . . . . . . . . . . . . . . . . 10
Table 1. Device Bus Operations—Flash Word Mode (CIOf = V
IH
),
SRAM Word Mode (CIOs = V
CC
) ....................................................11
Table 2. Device Bus Operations—Flash Byte Mode (CIOf = V
SS
),
SRAM Word Mode (CIOs = V
CC
) ....................................................12
Word/Byte Configuration ....................................................... 13
Requirements for Reading Array Data ...................................13
Writing Commands/Command Sequences ............................13
Accelerated Program Operation ..........................................13
Autoselect Functions ...........................................................13
Simultaneous Read/Write Operations with Zero Latency .......13
Standby Mode ........................................................................ 14
Automatic Sleep Mode ...........................................................14
RESET#: Hardware Reset Pin ...............................................14
Output Disable Mode ..............................................................14
Table 3. Device Bank Division ........................................................14
Table 4. Sector Addresses for Top Boot Sector Devices ............... 15
Table 5. SecSi Sector Addresses for Top Boot Devices ................15
Table 6. Sector Addresses for Bottom Boot Sector Devices ...........16
Table 7. SecSi
Addresses for Bottom Boot Devices ..................16
Autoselect Mode ..................................................................... 17
Sector/Sector Block Protection and Unprotection .................. 17
Table 8. Top Boot Sector/Sector Block Addresses for Protection/Un-
protection ........................................................................................17
Table 9. Bottom Boot Sector/Sector Block Addresses
for Protection/Unprotection .............................................................17
Write Protect (WP#) ................................................................18
Temporary Sector/Sector Block Unprotect .............................18
Figure 1. Temporary Sector Unprotect Operation........................... 18
Figure 2. In-System Sector/Sector Block Protect and Unprotect Algo-
rithms .............................................................................................. 19
SecSi (Secured Silicon) Sector Flash Memory Region ..........20
Factory Locked: SecSi Sector Programmed and Protected At
the Factory ..........................................................................20
Customer Lockable: SecSi Sector NOT Programmed or Pro-
tected At the Factory ...........................................................20
Hardware Data Protection ......................................................20
Low V
CC
Write Inhibit ...........................................................20
Write Pulse “Glitch” Protection ............................................21
Logical Inhibit ......................................................................21
Power-Up Write Inhibit .........................................................21
Common Flash Memory Interface (CFI) . . . . . . .21
Table 10. CFI Query Identification String........................................ 21
System Interface String................................................................... 22
Table 12. Device Geometry Definition ............................................ 22
Table 13. Primary Vendor-Specific Extended Query ...................... 23
Command Definitions . . . . . . . . . . . . . . . . . . . . . . 24
Reading Array Data ................................................................24
Reset Command .....................................................................24
Autoselect Command Sequence ............................................24
Enter SecSi Sector/Exit SecSi Sector Command Sequence ..25
Byte/Word Program Command Sequence .............................25
Unlock Bypass Command Sequence ..................................25
Figure 3. Program Operation ......................................................... 26
Chip Erase Command Sequence ...........................................26
Sector Erase Command Sequence ........................................26
Erase Suspend/Erase Resume Commands ...........................27
Figure 4. Erase Operation.............................................................. 27
Table 14. Command Definitions...................................................... 28
Table 15. Autoselect Device ID Codes .......................................... 28
Write Operation Status . . . . . . . . . . . . . . . . . . . . 29
DQ7: Data# Polling .................................................................29
Figure 5. Data# Polling Algorithm .................................................. 29
RY/BY#: Ready/Busy# ............................................................ 30
DQ6: Toggle Bit I ....................................................................30
Figure 6. Toggle Bit Algorithm........................................................ 30
DQ2: Toggle Bit II ...................................................................31
Reading Toggle Bits DQ6/DQ2 ...............................................31
DQ5: Exceeded Timing Limits ................................................31
DQ3: Sector Erase Timer .......................................................31
Table 16. Write Operation Status ................................................... 32
Absolute Maximum Ratings . . . . . . . . . . . . . . . . 33
Operating Ranges. . . . . . . . . . . . . . . . . . . . . . . . . 33
Industrial (I) Devices ............................................................33
V
CC
f/V
CC
s Supply Voltage ...................................................33
DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 34
CMOS Compatible ..................................................................34
SRAM DC and Operating Characteristics . . . . . 35
Zero-Power Flash .................................................................36
Figure 9. I
CC1
Current vs. Time (Showing Active and Automatic Sleep
Currents)........................................................................................ 36
Figure 10. Typical I
vs. Frequency............................................ 36
Test Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . 37
Figure 11. Test Setup.................................................................... 37
Table 17. Test Specifications ......................................................... 37
Key To Switching Waveforms . . . . . . . . . . . . . . . 37
Figure 12. Input Waveforms and Measurement Levels ................. 37
AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 38
SRAM CE#s Timing ................................................................38
Figure 13. Timing Diagram for Alternating Between
SRAM to Flash............................................................................... 38
Flash Read-Only Operations .................................................39
Figure 14. Read Operation Timings............................................... 39
Hardware Reset (RESET#) ....................................................40
Figure 15. Reset Timings............................................................... 40
Flash Word/Byte Configuration (CIOf) ....................................41
Figure 16. CIOf Timings for Read Operations................................ 41
Figure 17. CIOf Timings for Write Operations................................ 41
Flash Erase and Program Operations ....................................42
Figure 18. Program Operation Timings.......................................... 43
Figure 19. Accelerated Program Timing Diagram.......................... 43
Figure 20. Chip/Sector Erase Operation Timings .......................... 44
Figure 21. Back-to-back Read/Write Cycle Timings ...................... 45
Figure 22. Data# Polling Timings (During Embedded Algorithms). 45
Figure 23. Toggle Bit Timings (During Embedded Algorithms)...... 46
Figure 24. DQ2 vs. DQ6................................................................. 46
Temporary Sector/Sector Block Unprotect .............................47
Figure 25. Temporary Sector/Sector Block Unprotect
Timing Diagram.............................................................................. 47
相關(guān)PDF資料
PDF描述
AM42DL1642DT85IS Am29DL16xD 16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 2 Mbit (128 K x 16-Bit) Static RAM
AM42DL1642DT85IT Am29DL16xD 16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 2 Mbit (128 K x 16-Bit) Static RAM
AM42DL1612DB30IT Am29DL16xD 16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 2 Mbit (128 K x 16-Bit) Static RAM
AM42DL1612DB35IS Am29DL16xD 16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 2 Mbit (128 K x 16-Bit) Static RAM
AM42DL1612DB35IT Am29DL16xD 16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 2 Mbit (128 K x 16-Bit) Static RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM42DL1642DT85IS 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Am29DL16xD 16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 2 Mbit (128 K x 16-Bit) Static RAM
AM42DL1642DT85IT 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Am29DL16xD 16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 2 Mbit (128 K x 16-Bit) Static RAM
AM42DL1644DB30IT 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Am29DL16xD 16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 4 Mbit (256 K x 16-Bit) Static RAM
AM42DL1644DB35IT 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Am29DL16xD 16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 4 Mbit (256 K x 16-Bit) Static RAM
AM42DL1644DB45IT 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Am29DL16xD 16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 4 Mbit (256 K x 16-Bit) Static RAM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*