參數(shù)資料
型號(hào): AM42BDS640AGTD9IT
廠商: SPANSION LLC
元件分類: 存儲(chǔ)器
英文描述: Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
中文描述: SPECIALTY MEMORY CIRCUIT, PBGA93
封裝: 8 X 11.60 MM, FBGA-93
文件頁(yè)數(shù): 44/72頁(yè)
文件大小: 1060K
代理商: AM42BDS640AGTD9IT
November 1, 2002
Am42BDS640AG
43
P R E L I M I N A R Y
AC CHARACTERISTICS
Notes:
1. Figure shows total number of wait states set to seven cycles. The total number of wait states can be programmed from two
cycles to seven cycles. Clock is set for active rising edge.
2. If any burst address occurs at a 64-word boundary, one additional clock cycle is inserted, and is indicated by RDY.
3. The device is in synchronous mode.
4. A17 = 1.
Figure 13.
Synchronous Burst Mode Read
Note:
Figure assumes 7 wait states for initial access, 54 MHz clock, and automatic detect synchronous read. D0–D7 in data
waveform indicate the order of data within a given 8-word address range, from lowest to highest. Data will wrap around within
the 8 words non-stop unless the RESET# is asserted low, or AVD# latches in another address. Starting address in figure is the
7th address in range (A6). See “Requirements for Synchronous (Burst) Read Operation”. The Set Configuration Register
command sequence has been written with A18=1; device will output RDY with valid data.
Figure 14.
8-word Linear Burst with Wrap Around
Da
Da + 1
Da + n
OE#
DQ15
-
DQ0
A21
-
A0
Aa
AVD#
RDY
CLK
CE#
t
CAS
t
AAS
t
AVC
t
AVD
t
AAH
t
OE
t
RACC
t
OEZ
t
CEZ
t
IACC
t
BDH
7 cycles for initial access shown.
Hi-Z
Hi-Z
Hi-Z
1
2
3
4
5
6
7
t
RDYS
t
BACC
t
ACC
f
D6
D7
OE#
DQ15
-
DQ0
A21
-
A0
Aa
AVD#
RDY
CLK
CE#f
t
CES
t
ACS
t
AVDS
t
AVD
t
ACH
t
OE
t
IACC
t
ACC
t
BDH
D0
D1
D5
D6
7 cycles for initial access shown.
18.5 ns typ. (54 MHz)
Hi-Z
t
RACC
1
2
3
4
5
6
7
t
RDYS
t
BACC
相關(guān)PDF資料
PDF描述
AM42DL1624DB70IT Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
AM42DL1614DB70IT Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
AM42DL1614DB85IT Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
AM42DL1614DT70IT Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
AM42DL1614DT85IT Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM42DL1612DB30IS 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Am29DL16xD 16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 2 Mbit (128 K x 16-Bit) Static RAM
AM42DL1612DB30IT 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Am29DL16xD 16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 2 Mbit (128 K x 16-Bit) Static RAM
AM42DL1612DB35IS 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Am29DL16xD 16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 2 Mbit (128 K x 16-Bit) Static RAM
AM42DL1612DB35IT 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Am29DL16xD 16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 2 Mbit (128 K x 16-Bit) Static RAM
AM42DL1612DB45IS 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Am29DL16xD 16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 2 Mbit (128 K x 16-Bit) Static RAM