參數(shù)資料
型號: AM29SL160CT-150WCC
英文描述: x8/x16 Flash EEPROM
中文描述: x8/x16閃存EEPROM
文件頁數(shù): 9/50頁
文件大小: 979K
代理商: AM29SL160CT-150WCC
Am29SL160C
9
DEVICE BUS OPERATIONS
This section describes the requirements and use of the
device bus operations, which are initiated through the
internal command register. The command register
itself does not occupy any addressable memory loca-
tion. The register is composed of latches that store the
commands, along with the address and data informa-
tion needed to execute the command. The contents of
the register serve as inputs to the internal state
machine. The state machine outputs dictate the func-
tion of the device. Table 1 lists the device bus
operations, the inputs and control levels they require,
and the resulting output. The following subsections
describe each of these operations in further detail.
Table 1.
Am29SL160C Device Bus Operations
Legend:
L = Logic Low = V
IL
, H = Logic High = V
IH
, V
ID
= 10
±
1.0 V, V
HH
= 10 ± 0.5 V, X = Don’t Care, A
IN
= Address In, D
IN
= Data In,
D
OUT
= Data Out
Notes:
1. Addresses are A19:A0 in word mode (BYTE# = V
IH
), A19:A-1 in byte mode (BYTE# = V
IL
).
2. The sector protect and sector unprotect functions may also be implemented via programming equipment. See the “Sector/
Sector Block Protection and Unprotection” section.
3. If WP#/ACC = V
IL
,
the two outermost boot sectors will be protected. If WP#/ACC = V
IH
, the two outermost boot sectors will be
protected or unprotected as previously set by the system. If WP#/ACC = V
HH
, all sectors, including the two outermost boot
sectors, will be unprotected.
Word/Byte Configuration
The BYTE# pin controls whether the device data I/O
pins DQ15–DQ0 operate in the byte or word configura-
tion. If the BYTE# pin is set at logic ‘1’, the device is in
word configuration, DQ15–DQ0 are active and con-
trolled by CE# and OE#.
If the BYTE# pin is set at logic ‘0’, the device is in byte
configuration, and only data I/O pins DQ0–DQ7 are
active and controlled by CE# and OE#. The data I/O
pins DQ8–DQ14 are tri-stated, and the DQ15 pin is
used as an input for the LSB (A-1) address function.
Requirements for Reading Array Data
To read array data from the outputs, the system must
drive the CE# and OE# pins to V
IL
. CE# is the power
control and selects the device. OE# is the output
control and gates array data to the output pins. WE#
should remain at V
IH
. The BYTE# pin determines
whether the device outputs array data in words or
bytes.
The internal state machine is set for reading array data
upon device power-up, or after a hardware reset. This
ensures that no spurious alteration of the memory
content occurs during the power transition. No
command is necessary in this mode to obtain array
Operation
CE#
L
OE# WE# RESET# WP#/ACC
L
H
H
Addresses
(Note 1)
A
IN
DQ0–
DQ7
D
OUT
DQ8–DQ15
BYTE#
= V
IH
D
OUT
BYTE#
= V
IL
Read
Write
(Program/Erase)
X
DQ8–DQ14 = High-Z,
DQ15 = A-1
L
H
L
H
(Note 3)
A
IN
D
IN
D
IN
Standby
V
CC
±
0.2 V
L
X
X
X
V
CC
±
0.2 V
H
L
X
X
High-Z
High-Z
High-Z
Output Disable
Reset
H
X
H
X
X
X
X
X
High-Z
High-Z
High-Z
High-Z
High-Z
High-Z
Sector Protect
(Note 2)
L
H
L
V
ID
X
Sector Address,
A6 = L, A1 = H,
A0 = L
Sector Address,
A6 = H, A1 = H,
A0 = L
D
IN
X
X
Sector Unprotect
(Note 2)
L
H
L
V
ID
(Note 3)
D
IN
X
X
Temporary Sector
Unprotect
X
X
X
V
ID
(Note 3)
A
IN
D
IN
D
IN
High-Z
相關(guān)PDF資料
PDF描述
AM29SL800CT-100WBC x8/x16 Flash EEPROM
AM29SL800CT-100WBI x8/x16 Flash EEPROM
AM29SL800CT-120EC x8/x16 Flash EEPROM
AM29SL800CT-120EI x8/x16 Flash EEPROM
AM29SL800CT-120FC 10MS, DIE 5V, 11 MILS THICKNESS(SERIAL EE)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM29SL800DB120WCI 制造商:Spansion 功能描述:FLASH PARALLEL 1.8V 8MBIT 1MX8/512KX16 120NS 48FBGA - Trays
AM29SL800DB90WAD 制造商:Spansion 功能描述:
AM29X305ADC 制造商:Advanced Micro Devices 功能描述:Microprocessor, 8 Bit, 50 Pin, Ceramic, DIP
AM2A016 制造商:MAG-LITE 功能描述:Bulk
AM2A026 制造商:MAG-LITE 功能描述:Bulk