- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362273 > AM29PL142DC 10MS, 8 SOIC, IND TEMP, 1.8V(SERIAL EE) PDF資料下載
參數(shù)資料
| 型號： | AM29PL142DC |
| 英文描述： | 10MS, 8 SOIC, IND TEMP, 1.8V(SERIAL EE) |
| 中文描述： | 用戶可編程ASIC的特殊功能 |
| 文件頁數(shù)： | 4/67頁 |
| 文件大小： | 635K |
| 代理商： | AM29PL142DC |
第1頁第2頁第3頁當前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁
2
Am29PDL129H
August 8, 2003
P R E L I M I N A R Y
GENERAL DESCRIPTION
The Am29PDL129H is a 128 Mbit, 3.0 volt-only Page Mode
and Simultaneous Read/Write Flash memory device orga-
nized as 8 Mwords. The device is offered in a 64-ball Forti-
fied BGA package, an 80-ball Fine-pitch BGA package, and
various multi-chip packages. The word-wide data (x16) ap-
pears on DQ15-DQ0. This device can be programmed
in-system or in standard EPROM programmers. A 12.0 V
V
PP
is not required for write or erase operations.
The device offers fast page access times of 20 to 30 ns, with
corresponding random access times of 55 to 85 ns, respec-
tively, allowing high speed microprocessors to operate with-
out wait states. To eliminate bus contention the device has
separate chip enable (CE1#, CE2#), write enable (WE#) and
output enable (OE#) controls. Dual Chip Enables allow ac-
cess to two 64 Mbit partitions of the 128 Mbit memory space.
Simultaneous Read/Write Operation with
Zero Latency
The Simultaneous Read/Write architecture provides
simul-
taneous operation
by dividing the memory space into 4
banks, which can be considered to be four separate memory
arrays as far as certain operations are concerned. The de-
vice can improve overall system performance by allowing a
host system to program or erase in one bank, then immedi-
ately and simultaneously read from another bank with zero
latency (with two simultaneous operations operating at any
one time). This releases the system from waiting for the
completion of a program or erase operation, greatly improv-
ing system performance.
The device can be organized in both top and bottom sector
configurations. The banks are organized as follows:
Page Mode Features
The page size is 8 words. After initial page access is accom-
plished, the page mode operation provides fast read access
speed of random locations within that page.
Standard Flash Memory Features
The device requires a
single 3.0 volt power supply
(2.7 V
to 3.6 V or 2.7 V to 3.3 V) for both read and write functions.
Internally generated and regulated voltages are provided for
the program and erase operations.
The device is entirely command set compatible with the
JEDEC 42.4 single-power-supply Flash standard
. Com-
mands are written to the command register using standard
microprocessor write timing. Register contents serve as in-
puts to an internal state-machine that controls the erase and
programming circuitry. Write cycles also internally latch ad-
dresses and data needed for the programming and erase
operations. Reading data out of the device is similar to read-
ing from other Flash or EPROM devices.
Device programming occurs by executing the program com-
mand sequence. The Unlock Bypass mode facilitates faster
programming times by requiring only two write cycles to pro-
gram data instead of four. Device erasure occurs by execut-
ing the erase command sequence.
The host system can detect whether a program or erase op-
eration is complete by reading the DQ7 (Data# Polling) and
DQ6 (toggle)
status bits
. After a program or erase cycle has
been completed, the device is ready to read array data or
accept another command.
The sector erase architecture allows memory sectors to be
erased and reprogrammed without affecting the data con-
tents of other sectors. The device is fully erased when
shipped from the factory.
Hardware data protection
measures include a low V
CC
de-
tector that automatically inhibits write operations during
power transitions. The hardware sector protection feature
disables both program and erase operations in any combi-
nation of sectors of memory. This can be achieved in-system
or via programming equipment.
The Erase Suspend/Erase Resume
feature enables the
user to put erase on hold for any period of time to read data
from, or program data to, any sector that is not selected for
erasure. True background erase can thus be achieved. If a
read is needed from the SecSi Sector area (One Time Pro-
gram area) after an erase suspend, then the user must use
the proper command sequence to enter and exit this region.
The device offers two power-saving features. When ad-
dresses have been stable for a specified amount of time, the
device enters the
automatic sleep mode
. The system can
also place the device into the standby mode. Power con-
sumption is greatly reduced in both these modes.
AMD’s Flash technology combined years of Flash memory
manufacturing experience to produce the highest levels of
quality, reliability and cost effectiveness. The device electri-
cally erases all bits within a sector simultaneously via
Fowler-Nordheim tunneling. The data is programmed using
hot electron injection.
Chip Enable Configuration
CE1# Control
Bank 1A
48 Mbit (32 Kw x 96)
Bank 1B
16 Mbit (4 Kw x 8 and 32 Kw x 31)
CE2# Control
Bank 2A
16 Mbit (4 Kw x 8 and 32 Kw x 31)
Bank 2B
48 Mbit (32 Kw x 96)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM29SL160CB-100EC | DIE SALE,1.8V, 7MIL(SERIAL EE) |
| AM29SL160CB-90WCC | 10MS, DIE, 2.7V, 11 MILS THICKNESS(SERIAL EE) |
| AM29SL160CB-90WCI | x8/x16 Flash EEPROM |
| AM29SL160CT-100EC | 10MS, 8 PDIP, IND TEMP, GREEN, 2.7V(SERIAL EE) |
| AM29SL160CT-100EI | 10MS, 8 TSSOP, IND TEMP, GREEN, 2.7V(SERIAL EE) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM29PL160CB-90SF | 制造商:Advanced Micro Devices 功能描述: |
| AM29PL160CB-90SI | 制造商:SOCO 功能描述: |
| AM29SL160CT-100EIN | 制造商:Advanced Micro Devices 功能描述: |
| AM29SL800DB120WCI | 制造商:Spansion 功能描述:FLASH PARALLEL 1.8V 8MBIT 1MX8/512KX16 120NS 48FBGA - Trays |
| AM29SL800DB90WAD | 制造商:Spansion 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。