- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362265 > AM29LV800BT-120DWC2 10MHZ, 8 LAP, 5K MOQ(FPGA) PDF資料下載
參數(shù)資料
| 型號： | AM29LV800BT-120DWC2 |
| 英文描述： | 10MHZ, 8 LAP, 5K MOQ(FPGA) |
| 中文描述： | EEPROM的 |
| 文件頁數(shù)： | 31/35頁 |
| 文件大?。?/td> | 744K |
| 代理商： | AM29LV800BT-120DWC2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當前第31頁第32頁第33頁第34頁第35頁
Am29LV040B
31
ERASE AND PROGRAMMING PERFORMANCE
Notes:
1. Typical program and erase times assume the following conditions: 25
°
C, 3.0 V V
CC
, 1,000,000 cycles. Additionally,
programming typicals assume checkerboard pattern.
2.
Under worst case conditions of 90°C, V
CC
= 2.7 V (3.0 V for -60R), 1,000,000 cycles.
3. The typical chip programming time is considerably less than the maximum chip programming time listed, since most bytes
program faster than the maximum program times listed.
4. In the pre-programming step of the Embedded Erase algorithm, all bytes are programmed to 00h before erasure.
5. System-level overhead is the time required to execute the two- or four-bus-cycle sequence for the program command. See
Table 4 for further information on command definitions.
6. The device has a minimum guaranteed erase and program cycle endurance of 1,000,000 cycles.
LATCHUP CHARACTERISTICS
Includes all pins except V
CC
. Test conditions: V
CC
= 3.0 V one pin at a time.
TSOP AND SO PIN CAPACITANCE
Notes:
1. Sampled, not 100% tested.
2. Test conditions T
A
= 25°C, f = 1.0 MHz.
DATA RETENTION
Parameter
Typ (Note 1)
Max (Note 2)
Unit
Comments
Sector Erase Time
0.7
15
s
Excludes 00h programming
prior to erasure (Note 4)
Chip Erase Time
11
s
Byte Programming Time
9
300
μs
Excludes system level
overhead (Note 5)
Chip Programming Time
(Note 3)
4.5
13.5
s
Description
Min
Max
Input voltage with respect to V
SS
on all pins except I/O pins
(including A9 and OE#)
–1.0 V
12.5 V
Input voltage with respect to V
SS
on all I/O pins
–1.0 V
V
CC
+ 1.0 V
V
CC
Current
–100 mA
+100 mA
Parameter
Symbol
Parameter Description
Test Setup
Typ
Max
Unit
C
IN
Input Capacitance
V
IN
= 0
6
7.5
pF
C
OUT
Output Capacitance
V
OUT
= 0
8.5
12
pF
C
IN2
Control Pin Capacitance
V
IN
= 0
7.5
9
pF
Parameter
Test Conditions
Min
Unit
Minimum Pattern Data Retention Time
150
°
C
10
Years
125
°
C
20
Years
相關PDF資料 |
PDF描述 |
|---|---|
| AM29LV800BT-120DWI2 | 10MHZ, 8 LAP, 5K MOQ(FPGA) |
| AM29LV800BT-120EC | 10MHZ, 44 TQFP, 5K MOQ(FPGA) |
| AM29LV800BT-120EE | x8/x16 Flash EEPROM |
| AM29LV800BT-120EI | 10MHZ, 8 PDIP, COM TEMP, 5K MOQ(FPGA) |
| AM29LV800BT-120FC | 10MHZ, 20 SOIC, COM TEMP, 5K MOQ(FPGA) |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM29LV800BT-120EI | 制造商:Advanced Micro Devices 功能描述: |
| AM29LV800BT-120SCT | 制造商:Advanced Micro Devices 功能描述: |
| AM29LV800BT-90EC | 制造商:Advanced Micro Devices 功能描述:NOR Flash, 512K x 16, 48 Pin, Plastic, TSSOP 制造商:Analog Devices 功能描述:NOR Flash, 512K x 16, 48 Pin, Plastic, TSSOP |
| AM29LV800DB-70EF | 制造商:Spansion 功能描述:Flash Mem Parallel 3V/3.3V 8M-Bit 1M x 8/512K x 16 70ns 48-Pin TSOP |
| AM29LV800DB-90EC | 制造商:Spansion 功能描述:Flash Mem Parallel 3V/3.3V 8M-Bit 1M x 8/512K x 16 90ns 48-Pin TSOP |
發(fā)布緊急采購，3分鐘左右您將得到回復。