- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366455 > Am29LV008BT-70RFCB (Advanced Micro Devices, Inc.) 8 Megabit (1 M x 8-Bit) CMOS 3.0 Volt-only Boot Sector Flash Memory PDF資料下載
參數(shù)資料
| 型號(hào)： | Am29LV008BT-70RFCB |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | 8 Megabit (1 M x 8-Bit) CMOS 3.0 Volt-only Boot Sector Flash Memory |
| 中文描述： | 8兆位（1米× 8位）的CMOS 3.0伏，只引導(dǎo)扇區(qū)閃存 |
| 文件頁數(shù)： | 8/38頁 |
| 文件大?。?/td> | 492K |
| 代理商： | AM29LV008BT-70RFCB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁
8
Am29LV008B
P R E L I M I N A R Y
section has details on erasing a sector or the entire
chip, or suspending/resuming the erase operation.
After the system writes the autoselect command
sequence, the device enters the autoselect mode. The
system can then read autoselect codes from the
internal register (which is separate from the memory
array) on DQ7–DQ0. Standard read cycle timings
apply in this mode. Refer to the Autoselect Mode and
Autoselect Command Sequence sections for more
information.
I
CC2
in the DC Characteristics table represents the
active current specification for the write mode. The “AC
Characteristics” section contains timing specification
tables and timing diagrams for write operations.
Program and Erase Operation Status
During an erase or program operation, the system may
check the status of the operation by reading the status
bits on DQ7–DQ0. Standard read cycle timings and I
CC
read specifications apply. Refer to “Write Operation
Status” for more information, and to “AC Characteris-
tics” for timing diagrams.
Standby Mode
When the system is not reading or writing to the device,
it can place the device in the standby mode. In this
mode, current consumption is greatly reduced, and the
outputs are placed in the high impedance state, inde-
pendent of the OE# input.
The device enters the CMOS standby mode when the
CE# and RESET# pins are both held at V
CC
±
0.3 V.
(Note that this is a more restricted voltage range than
V
IH
.) If CE# and RESET# are held at V
IH
, but not within
V
CC
±
0.3 V, the device will be in the standby mode, but
the standby current will be greater. The device requires
standard access time (t
CE
) for read access when the
device is in either of these standby modes, before it is
ready to read data.
If the device is deselected during erasure or program-
ming, the device draws active current until the
operation is completed.
In the DC Characteristics table, I
CC3
and I
CC4
repre-
sents the standby current specification.
Automatic Sleep Mode
The automatic sleep mode minimizes Flash device
energy consumption. The device automatically
enables this mode when addresses remain stable for
t
ACC
+ 30 ns. The automatic sleep mode is inde-
pendent of the CE#, WE#, and OE# control signals.
Standard address access timings provide new data
when addresses are changed. While in sleep mode,
output data is latched and always available to the
system. I
CC5
in the DC Characteristics table represents
the automatic sleep mode current specification.
RESET#: Hardware Reset Pin
The RESET# pin provides a hardware method of reset-
ting the device to reading array data. When the
RESET# pin is driven low for at least a period of t
RP
, the
device
immediately terminates
any operation in
progress, tristates all output pins, and ignores all
read/write commands for the duration of the RESET#
pulse. The device also resets the internal state
machine to reading array data. The operation that was
interrupted should be reinitiated once the device is
ready to accept another command sequence, to
ensure data integrity.
Current is reduced for the duration of the RESET#
pulse. When RESET# is held at V
SS
±0.3 V, the device
draws CMOS standby current (I
CC4
). If RESET# is held
at V
IL
but not within V
SS
±0.3 V, the standby current will
be greater.
The RESET# pin may be tied to the system reset cir-
cuitry. A system reset would thus also reset the Flash
memory, enabling the system to read the boot-up
firmware from the Flash memory.
If RESET# is asserted during a program or erase oper-
ation, the RY/BY# pin remains a “0” (busy) until the
internal reset operation is complete, which requires a
time of t
READY
(during Embedded Algorithms). The
system can thus monitor RY/BY# to determine whether
the reset operation is complete. If RESET# is asserted
when a program or erase operation is not executing
(RY/BY# pin is “1”), the reset operation is completed
within a time of t
READY
(not during Embedded Algo-
rithms). The system can read data t
RH
after the
RESET# pin returns to V
IH
.
Refer to the AC Characteristics tables for RESET# pa-
rameters and to Figure 14 for the timing diagram.
Output Disable Mode
When the OE# input is at V
IH
, output from the device is
disabled. The output pins are placed in the high imped-
ance state.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| Am29LV008BT-70RFE | 8 Megabit (1 M x 8-Bit) CMOS 3.0 Volt-only Boot Sector Flash Memory |
| AM29LV008BT-70RFI | 8 Megabit (1 M x 8-Bit) CMOS 3.0 Volt-only Boot Sector Flash Memory |
| Am29LV008BT-70RFIB | 8 Megabit (1 M x 8-Bit) CMOS 3.0 Volt-only Boot Sector Flash Memory |
| AM29LV008BT-80EC | 8 Megabit (1 M x 8-Bit) CMOS 3.0 Volt-only Boot Sector Flash Memory |
| Am29LV008BT-80ECB | 8 Megabit (1 M x 8-Bit) CMOS 3.0 Volt-only Boot Sector Flash Memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM29LV008BT-80EC | 制造商:Spansion 功能描述:IC 8 MEG X 8, 3 V FLASH TOP B - Bulk |
| AM29LV008DT-90EC | 制造商:Spansion 功能描述:8M (1MX8) 3V, BOOT BLOCK, TOP, TSOP40, COM - Trays |
| AM29LV010B-45JC | 制造商:Spansion 功能描述:1M (128KX8) 3V, UNIFORM SECTOR, PLCC32, COM - Rail/Tube |
| AM29LV010B-55JCT | 制造商:Spansion 功能描述:1M (128KX8) 3V, UNIFORM SECTOR, PLCC32, COM, T&R - Tape and Reel |
| AM29LV010B-70ED | 制造商:Spansion 功能描述:IC SM FLASH 3V 1MB |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。