參數(shù)資料
型號(hào): AM29LV004T-70RFF
廠商: SPANSION LLC
元件分類: PROM
英文描述: 512K X 8 FLASH 3V PROM, 70 ns, PDSO40
封裝: PLASTIC, TSOP-40
文件頁(yè)數(shù): 35/36頁(yè)
文件大小: 459K
代理商: AM29LV004T-70RFF
8
Am29LV004
PR EL I M I NAR Y
Standby Mode
When the system is not reading or writing to the device,
it can place the device in the standby mode. In this
mode, current consumption is greatly reduced, and the
outputs are placed in the high impedance state, inde-
pendent of the OE# input.
The device enters the CMOS standby mode when the
CE# and RESET# pins are both held at VCC ± 0.3 V.
(Note that this is a more restricted voltage range than
VIH.) If CE# and RESET# are held at VIH, but not within
VCC ± 0.3 V, the device will be in the standby mode, but
the standby current will be greater. The device requires
standard access time (tCE) for read access when the
device is in either of these standby modes, before it is
ready to read data.
If the device is deselected during erasure or program-
min g, the d evice dra ws active current u ntil th e
operation is completed.
In the DC Characteristics tables, ICC3 and ICC4 repre-
sents the standby current specification.
Automatic Sleep Mode
The automatic sleep mode minimizes Flash device
en ergy co nsu mp tion . The d evice au tomat ic ally
enables this mode when addresses remain stable for
tACC + 30 ns. The automatic sleep mode is indepen-
dent of the CE#, WE#, and OE# control signals. Stan-
dard address access timings provide new data when
addresses are changed. While in sleep mode, output
data is latched and always available to the system. ICC5
in the DC Characteristics table represents the auto-
matic sleep mode current specification.
RESET#: Hardware Reset Pin
The RESET# pin provides a hardware method of reset-
ting the device to reading array data. When the RE-
SET# pin is driven low for at least a period of tRP, the
device immediately terminates any operation in
progress, tristates all output pins, and ignores all
read/write commands for the duration of the RESET#
pulse. The device also resets the internal state ma-
chine to reading array data. The operation that was in-
terrupted should be reinitiated once the device is ready
to accept another command sequence, to ensure data
integrity.
Current is reduced for the duration of the RESET#
pulse. When RESET# is held at VSS±0.3 V, the device
draws CMOS standby current (ICC4). If RESET# is held
at VIL but not within VSS±0.3 V, the standby current will
be greater.
The RESET# pin may be tied to the system reset cir-
cuitry. A system reset would thus also reset the Flash
memory, enabling the system to read the boot-up firm-
ware from the Flash memory.
If RESET# is asserted during a program or erase op-
eration, the RY/BY# pin remains a “0” (busy) until the
internal reset operation is complete, which requires a
time of tREADY (during Embedded Algorithms). The
syst em can thu s monito r RY/BY# to det ermine
whether the reset operation is complete. If RESET# is
asserted when a program or erase operation is not ex-
ecuting (RY/BY# pin is “1”), the reset operation is
completed within a time of tREADY (not during Embed-
ded Algorithms). The system can read data tRH after
the RESET# pin returns to VIH.
Refer to the AC Characteristics tables for RESET# pa-
rameters and to Figure 13 for the timing diagram.
Output Disable Mode
When the OE# input is at VIH, output from the device is
disabled. The output pins are placed in the high imped-
ance state.
相關(guān)PDF資料
PDF描述
AM29LV004T-80EF 512K X 8 FLASH 3V PROM, 80 ns, PDSO40
AT28C1024-20BM/883 64K X 16 EEPROM 5V, 200 ns, CDIP40
AM99C641-45/LMC 64K X 1 STANDARD SRAM, 45 ns, CQCC22
AM27128A-15LIB 16K X 8 UVPROM, 150 ns, CQCC32
AM27128A-20DI 16K X 8 UVPROM, 200 ns, CDIP28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM29LV008BB-120ECT 制造商:Spansion 功能描述:IC 8MEG X8, 3 V FLASH BOTTOM B
AM29LV008BB-120ED 制造商:Spansion 功能描述:IC SM FLASH 3V 8MB
AM29LV008BB-120ED 制造商:Spansion 功能描述:FLASH MEMORY IC
AM29LV008BB-80EC 制造商:Spansion 功能描述:IC 8MEG X8, 3 V FLASH BOTTOM B - Bulk
AM29LV008BB-90ED 制造商:Spansion 功能描述:Flash Memory IC