- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366421 > AM29F032B-150 (Advanced Micro Devices, Inc.) 32 Megabit (4 M x 8-Bit) CMOS 5.0 Volt-only, Uniform Sector Flash Memory PDF資料下載
參數(shù)資料
| 型號： | AM29F032B-150 |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | 32 Megabit (4 M x 8-Bit) CMOS 5.0 Volt-only, Uniform Sector Flash Memory |
| 中文描述： | 32兆位（4個M × 8位）的CMOS 5.0伏只，統(tǒng)一部門快閃記憶體 |
| 文件頁數(shù)： | 9/39頁 |
| 文件大?。?/td> | 937K |
| 代理商： | AM29F032B-150 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
8
Am29F032B
DEVICE BUS OPERATIONS
This section describes the requirements and use of the
device bus operations, which are initiated through the
internal command register. The command register it-
self does not occupy any addressable memory loca-
tion. The register is composed of latches that store the
commands, along with the address and data informa-
tion needed to execute the command. The contents of
the register serve as inputs to the internal state ma-
chine. The state machine outputs dictate the function of
the device. The appropriate device bus operations
table lists the inputs and control levels required, and the
resulting output. The following subsections describe
each of these operations in further detail.
Table 1.
Am29F032B Device Bus Operations
Legend:
L = Logic Low = V
IL
, H = Logic High = V
IH
, V
ID
= 12.0
±
0.5 V, X = Don’t Care, D
IN
= Data In, D
OUT
= Data Out, A
IN
= Address In
Note:
See the sections Sector Group Protection and Temporary Sector Unprotect for more information.
Requirements for Reading Array Data
To read array data from the outputs, the system must
drive the CE# and OE# pins to V
IL
. CE# is the power
control and selects the device. OE# is the output con-
trol and gates array data to the output pins. WE#
should remain at V
IH
.
The internal state machine is set for reading array data
upon device power-up, or after a hardware reset. This
ensures that no spurious alteration of the memory
content occurs during the power transition. No com-
mand is necessary in this mode to obtain array data.
Standard microprocessor read cycles that assert valid
addresses on the device address inputs produce valid
data on the device data outputs. The device remains
enabled for read access until the command register
contents are altered.
See “Reading Array Data” for more information. Refer
to the AC Read Operations table for timing specifica-
tions and to the Read Operations Timings diagram for
the timing waveforms. I
CC1
in the DC Characteristics
table represents the active current specification for
reading array data.
Writing Commands/Command Sequences
To write a command or command sequence (which in-
cludes programming data to the device and erasing
sectors of memory), the system must drive WE# and
CE# to V
IL
, and OE# to V
IH
.
An erase operation can erase one sector, multiple sec-
tors, or the entire device. The Sector Address Tables
indicate the address space that each sector occupies.
A “sector address” consists of the address bits re-
quired to uniquely select a sector. See the “Writing
specific address and data commands or sequences
into the command register initiates device operations.
The Command Definitions table defines the valid reg-
ister command sequences. Writing incorrect address
and data values or writing them in the improper se-
quence resets the device to reading array data.” sec-
tion for details on erasing a sector or the entire chip, or
suspending/resuming the erase operation.
After the system writes the autoselect command se-
quence, the device enters the autoselect mode. The
system can then read autoselect codes from the inter-
nal register (which is separate from the memory array)
on DQ7–DQ0. Standard read cycle timings apply in
this mode. Refer to the “Autoselect Mode” and “Au-
toselect Command Sequence” sections for more infor-
mation.
I
CC2
in the DC Characteristics table represents the ac-
tive current specification for the write mode. The “AC
Operation
CE#
OE#
WE#
RESET#
A0–A21
DQ0–DQ7
Read
L
L
H
H
A
IN
D
OUT
Write
L
H
L
H
A
IN
D
IN
CMOS Standby
V
CC
± 0.5 V
X
X
V
CC
± 0.5 V
X
High-Z
TTL Standby
H
X
X
H
X
High-Z
Output Disable
L
H
H
H
X
High-Z
Hardware Reset
X
X
X
L
X
High-Z
Temporary Sector Unprotect
(See Note)
X
X
X
V
ID
A
IN
D
IN
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM29F032B-150EC | 32 Megabit (4 M x 8-Bit) CMOS 5.0 Volt-only, Uniform Sector Flash Memory |
| AM29F032B-150EE | 32 Megabit (4 M x 8-Bit) CMOS 5.0 Volt-only, Uniform Sector Flash Memory |
| AM29F032B-150EI | 32 Megabit (4 M x 8-Bit) CMOS 5.0 Volt-only, Uniform Sector Flash Memory |
| AM29F032B-150FC | 32 Megabit (4 M x 8-Bit) CMOS 5.0 Volt-only, Uniform Sector Flash Memory |
| AM29F032B-150FE | 32 Megabit (4 M x 8-Bit) CMOS 5.0 Volt-only, Uniform Sector Flash Memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM29F032B75ED | 制造商:Advanced Micro Devices 功能描述: |
| AM29F032B-75EF | 制造商:Spansion 功能描述: 制造商:Spansion 功能描述:32M (4M X 8-BIT) 5V FLSH SCTR 制造商:Spansion 功能描述:IC, FLASH MEM, 32MBIT, 75NS, 40-TSOP, Memory Type:Flash - NOR, Memory Size:32Mbi |
| AM29F032B-75EF\\T | 制造商:Spansion 功能描述:32M (4MX8) 5V, UNIFORM SECTOR, TSOP40, IND, HAZMAT TR - Tape and Reel |
| AM29F032B-75EF\T | 制造商:Spansion 功能描述:32M (4MX8) 5V, UNIFORM SECTOR, TSOP40, IND, HAZMAT TR - Tape and Reel |
| AM29F032B-75SF | 功能描述:閃存 32M (4MX8) 75ns 5v Parallel NOR 閃存 RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲類型:Flash 存儲容量:2 MB 結(jié)構(gòu):256 K x 8 定時類型: 接口類型:SPI 訪問時間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風格:SMD/SMT 封裝 / 箱體: 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。